



		RegWrite	ALUSrc	Branch	Jump	MemR	MemW	MemtoReg	LDImm	ALUOp
R-type	ADD	1	0	0	0	0	0	0	0	10
	XOR	1	0	0	0	0	0	0	0	10
I-type	ORI	1	1	0	0	0	0	0	0	11
	SRAI	1	1	0	0	0	0	0	0	11
	LB	1	1	0	0	0	0	1	0	00
	LW	1	1	0	0	0	0	1	0	00
S-type	SB	0	1	0	0	0	1	0	0	00
	SW	0	1	0	0	0	1	0	0	00
B-type	BEQ	0	0	1	0	0	0	0	0	01
J-type	JAL	1	0	0	1	0	0	0	0	xx
J-type	LWI	1	0	0	0	0	0	0	1	xx

SB, LB have byte-flag that ALU-controller generates, because it receives func3. For LWI, shift by 12 is supported inside ImmGen so ALU doesn't do anything and ALUOp doesn't matter.