

23-11-2024

→ vijay

→ Down → rather than opp.

State Machine →

phrasing (finite operator) in compailu.

quintuple

Σ - input alphabet → set of indivisible unit

Γ - output alphabet

S - set of states

δ - function that maps

w - function that maps

→ history of i/p's - that are relevant

→ cross product

→ cartesian product

→ maps i/p to o/p

→ set of ordered pairs

$$\Sigma \times S \rightarrow S$$

↓
Mely *

$$S \rightarrow \Gamma$$

↓
Moore

Language.

BNF - Backus Naur Form.

grep → global regerndices.

{ Surname ::= first name, middle name }


↓
token

Shift Reduce Parsing

Tokens are shifted in

↓
Rule match

↓
Reducer



} → syntaxe matel

} → schenatic match

→ shift/reduce

conflict

reduce/reduce

conflict

Child eats

Child eats an apple

LALR(1)

↳ Look ahead

} context free grammar

↳ Some short

• Abstract syntax tree

Character set - sound or letter.

Error correction codes

RS (544, 514)

Cache {
→ LRU
→ MFU
→ FIFO

Galois Fields

Set \rightarrow group \rightarrow Ring \rightarrow Field \rightarrow Polynomial
↓
with, within \leftarrow Vector space

\$


07-12-2024

Software for automating tasks. $\begin{cases} \rightarrow \text{Syntax} \\ \rightarrow \text{Semantics} \\ \rightarrow \text{ADS error check} \end{cases}$

Algebra \rightarrow a set with operation & rules.

Language

- Symbols, not-symbols (empty space)
- Strings, words \rightarrow meaning full string
- Lexicon - set of meaningful words
- Valid sentence -
- String -
- Grammar \rightarrow set of rules in a lang
- Token - read till space
- Parsing \rightarrow extracting meaning from it.



Bad Grammar

\rightarrow ambiguity in grammar.

Compiler

→ translation from one to other

C → assembly
V → .C

Language

Lisp → Emacs Lisp.

↳ unambiguous grammar

Verilog constructs Combinational circuit

assign Y = (a & b) | c;



if (x == 0)

a <= 5;

if (x == 1)


a <= 6;

if (x == 2)

a <= 7;

else

a <= a;



compare with all least priority before match,

case c ==

...

end-case

⇒ Infer parallel mux (regular)

Sequential circuit

always @ (posedge clk)

↓
Synth/verify reset
↓
ASIC (ref) ↓
FPGA's

use of begin end everywhere → edit code

best case syntax error
worst case error in silicon.

// comment \rightarrow why? part to explain
 \rightarrow don't comment the operation.

function, task
 loop \rightarrow for, generate
 class X


$\left. \begin{array}{l} \rightarrow \text{using don't provide } 1 \rightarrow 1 \text{ mapping with} \\ \rightarrow \text{netlist inferred, creates a layer of abstraction} \end{array} \right\}$

ECO \rightarrow Engineering Change Order (change made to silicon die after implementation done)
 \rightarrow using spare gate, wire

\rightarrow Final netlist usually single bit instead of bus[n:0]

25-12-2024

State machine building from Case, If, always @(posedge clk)



$\left. \begin{array}{l} s - \text{same} \\ w - \text{different} \end{array} \right\}$

Style 1 - 3 process

always @(*)

[s]

always @(*)

[w]

always @(posedge clk)

transition [state]

= Style 2 process

always @*

[s, w]

always @(posedge clk)

[state]

\neq

Style 3 1 process

always @(posedge clk)

[s, w, state]

Difference in style 2 & style 3 \Rightarrow cannot be such that it should be made not violate the protocol timing diagram to be met in both cases.

Style 2

1. infer latch \rightarrow

mis-match synth simulation, mis-match
 \rightarrow \rightarrow
different times.

2. can miss, harder to debug.

3. O/p should be REGISTERED

\Rightarrow directly adding Flop violates protocol

\Rightarrow O/p should be present in prev state

So that o/p available at 'flop' that makes 1 clk delay.

Style 3

1. Output from ~~block~~ flop

** \Rightarrow Timing path met

t_{sh}, t_h


\Rightarrow Registering input & o/p

UVM \rightarrow Reusability, adds layer of abstraction from hardware.

Hardware vs Software


Concurrency


- single thread, cannot simulate parallelism without considerable complications.
- not just linearly dependent, circular dependency.




Event queue

- to wait for the other changes to occur that inputs depends on can change
- assign $x = a \parallel b \implies$ the RHS change can occur in other assign to be holded till its clear to go





Sampling \rightarrow when sensitivity @ posedge & value has posedge f negedge f (u) changes at sensitivity.




$$t_0 - t_{0-} = 0$$

$$t_{0+} - t_0 = 0$$

\rightarrow depends on sensitivity @ pos/negedge \Rightarrow clk when it happens

Causality



\Rightarrow d previous value will be sampled.

if clk has no effect (independent)

same can never see its effect

t_{0+} is sampled \Rightarrow Verilog constraint
2
method of convention

** it verilog test bench


\rightarrow # delay events that are independent, of clk create ambiguity


\rightarrow @ posedge clk \Rightarrow clears that confusion and create proper sampled \Rightarrow clears synth - rom mismatch errors

In real world t_{setup} t_{hold} , t_{clock} \rightarrow If, the signal new value will be known.
 \rightarrow do in simulation if the change in
 an effect of it t_0 is taken
 causality \neq effect

Resolution time \rightarrow to settle to known state


\hookrightarrow when violated, when o/p will be resolved is unknown
 whether resolvable (or) not is not sure.

resolution time can be unknown.  oscillation.
 '1' not '0'



$2\sigma t_{cq} \Rightarrow$ will be resolved

\rightarrow parallel metastable
 stabilizer.



\Rightarrow redundancy to
 resolve metastability

12-01-2025

→ Error handling ⇒ & reporting.

→ logic to catch multiple error. → using other branch in AST


→ Error recovery. → (Not always possible)

⇒ comments, indentation,

→ Cycle based simulator.

→ factor, doesn't consider, & state

Event queue



Arbitration, Priority Encoder,

Data with conversion ... 9 to base.

↓
harder with num that are not multiple.

$M \times N$

PISO → +

SIPO → + part select.

→ $M \times N$ are varied

↓ JESD 204B Implementation.

Arbitration

→ history (time)



- cache, network switch scheduler.

- & scaled up version → multiple resources, same participants.

metered traffic, priority, data size, seq. time
 \downarrow
 VoIP (QoS)

Based on
 Priority, Round Robin, Least recently used, least frequently used
 (time)

Priority encoder




Random \rightarrow Non-deterministic

Priority

\rightarrow give unfair advantage to lesser bits

\rightarrow mitigated by rotating priority

\downarrow
 round robin



All have commonality

\Rightarrow counter, measure age.


\rightarrow search & sort \Rightarrow traverse the list, select that match
 \downarrow \downarrow
 priority encoder. moving. addr.

Recursion in hardware \rightarrow possible but with fixed depth.

to have 100% utilization 1 arbitration / ms \rightarrow billionth of sec.

(programmable priority encoder) calc

\rightarrow update list to priority encoder before a select @ execution time.



- priority encoders - tree of selection delay problem

- programmable priority encoder

→ compounds complexity

↳ to implement Round Robin

- Priority encoder in hardware → CAM (Content addressable memory)

Content addressable memory

→ with multiple matches (pick one according to logic)

Classical priority encoder $O(n)$

Programmable priority encoder $n(O(n))$


→ un-optimized → n No of priority encoders. with enable lines
unwinding the loop.

Iteration

$a_0, a_1, a_2, a_3, \dots$

sum = 0

vs Recursion



arr_sum(arr, N)


if $(N \leq 0)$
return 0

else
arr_sum(arr, N-1)

Tower of Hanoi \rightarrow recursive solution easy, iteration tree not possible.

Tollrats in hana, remen in durtke
hays in ben,

1 i/p priority encoder



requestor, output (q), valid


$$q = 0$$

$$v = 1 \text{ when } r = 1$$




2 outputs.

2 i/p priority encoder.




| r_1 | r_0 | q | v |
|-------|-------|-----|-----|
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |

2 outputs



Used as building blocks to make priority encoder




| MSB | LSB |
|-----|-------|
| L/R | L/R 0 |
| | L/R 1 |

This changes it to $n(\log n) \Rightarrow O(\log_2(N))$

in programmable priority encoder conflict occur when partition

↓

similar conflict in CAM
2 matches.



One flaw

⇒ Implementation of binary tree makes

0 1 2
25% 25% 50%

instead

33.3% 33.3% 33.3%

(+) random shuffler in i/p & o/p makes it fair. (Probability)