

14-10-2024

## System Architecture

Ashish Kuerkhari

• IBM → PC → open architecture  
1981

• x86 → 8086

→ Bit serial = only one bit at a time.

→ core memory

→ text type (before raster display)

C/P/M → control program monitor

→ 8086 vs 8088

→ now other way | 8 bit peripheral.  
memory costly

→ floating point arithmetic co-processor. 8087

IEEE 754  
monitor & error  
handling.

15-10-2024 PC ATX

CPU - interface

```
graph LR
    CPU[CPU] --- I[interface]
    I --- M[memory]
    I --- D[data]
    I --- IO[i/o]
```

8254 - clock

8259 - interrupt

8255 - bus controller.

74LS 138 - decoder

8237 - DMA

sector of hard disk → 512 bytes

If data to (RAM) → DMA → hold → CPU  
Memory hold acknowledge ← CPU

8255 → additional i/o

8253 → timer for delay count

I/O mapping

00F → 3FF

IRQ

Memory mapping

→ Blocks of 64k

FFFF → ROM BIOS

FFFF0h → 8086

0000h → PIC

PC-AT

80486

↓  
PCI ISA  
(parallel)

2 interrupt controller

but dechained so cpu receives only one interrupt

80386 → IA-32 ✓  
↓  
till now  
computer

## PC chipset

AGP or PCI-E

16-10-2024

PC - parameter.

8086/88

↓ features

segmented memory (paging 64k)

20 line  
x16 with internal reg.

80286 - 16 bit

↳ real, protected mode

↳ multiuser configuration

80386 - 32 bit

↓

paging

burst read/write

## Pentium

Superscalar, Branch predictor.

## Processor design

MP → Instruction set processor → (ISA) → Dynamic static interface

CISC, VLIW, RISC  
(EPIC)

17-10-2024

CISC

Instruction execution →

mem → alu →

Features of CISC →

- variable instruction length
- widely different execution times.
- ALL micro coded →  $\mu$  code mem →  $\mu$  ops

RISC

CPU design simplified CPU, hard wired, (not micro coded)

LOAD, STORE → not directly manipulated in memory  
only from registers.

Superscalar → multiple execution unit.

↳ 8emte cycle

20 2 1  
31 2 1  
10 2 1  
11 2 0

$$\frac{\text{time}}{\text{program}} = \frac{\text{time}}{\text{cycle}} \times \overset{\text{RISC}}{\uparrow} \frac{\text{cycles}}{\text{instruction}} \downarrow \times \overset{\text{RISC}}{\downarrow} \frac{\text{instruction}}{\text{program}} \uparrow$$

Instruction level parallel processors

pipelining, superscalar, VLIW

→ Pentium Pro with RISC core

Super scalar processing

↳ Issue policy {  
Register renaming. (Data dependence)

21-10-2024

Speculative execution, Parallel Execution, Branch prediction.

RAW, WAW

ROB → sequential consistency model ↳ 2 types  
weak strong

Control transfer instruction Branch → breaks pipeline

22-10-2024

Pentium II, Pentium III, Pentium IV, 20 pipeline

Micro-architecture  
→ network  
→ core

core 2, i5  
45nm  
↓  
14nm 2015

AMD64 VLIW processor.

# Memory Structure

use of memory

→ Temporary storage

→ Break the problem in time domain.


ROM

→ EEPROM


→ hot e injection

24-10-2024

## Structure of SRAM




⇒



SRAM array

Read, write timing diagram.

State of sync RAM over async RAM



→ Pipelined output.


- one clk delay

- stable o/p

→ High bandwidth. → in GPU

Quad DR → in network switch  
→ 4 word of data per clock.

## DRAM



- 1.
- 2.
- 3.
- 4.
5. write back.

→ Symmetric read/write

25-10-2024

ECC memory → Error correction. [ability to correct along with detection]

Rambus → Proprietary tech used for high bandwidth application

SRAM working. → data sent in highly packed packets

↳ command mode.

## DDR2

SSTL2 & Strobe based data bus.

→ divided to 16 pins & is synchronised with a strobe

168 pins 64 (non) ECC

72 ECC

• DDR-2 → change in prefetch

## Cache

## USB

→ No IEEE standard, but org. industrial standard.


• Host & controllers (device address)

• Hub ⇒ to multiply port.

USB endpoint → starting with 0  
 ↳ control / status PORT

[all are unidirectional except (endpoint 0)]

USB enumeration. → then address (unique) given



pipe → to carry out communication in packets.

Stream message

default pipe ⇒ endpoint 0

USB system software (if present)

device driver

PID → 8 bit

4 bit + 4 bit

So not included in CRC

Transfer model

Control transfer

init  
enumeration

(handshake)

isochronous

• real-time  
• audio/video  
• etc. etc.



Interrupt

keypress  
mouse move  
printer

Bulk transfer

storage, wifi, ble.

USB traffic → divided into frame of 1ms



NRZI encoding. Bit stuffing ⇒ after 61 ones an 0 is added.

Synce pattern 0x80

NAK, STALL — error  
 ↳ bus full.

data always sent as DATA0/  
 DATA1


ERROR 16 bit time → no ack



19.10.2024

## CMOS to System

- Integration of components  $\Rightarrow$  SoC
- Analog  $\leftrightarrow$  PHY layer  $\leftrightarrow$  Digital
- Software functionality  $\Rightarrow$  hardware implementation  $\rightarrow$  Improve performance.
- Use of Formulation IP
- Memory, FIFO, Arbiters, FSM



- Analog  $\rightarrow$  Design flow

- 
- ASIC design flow
- RTL  $\rightarrow$  GDS

KPI - Area, freq, power, security

23-10-2024

# Formal Verification.

Swami Langhate

→ Frontend

Backend

→ CAD tool.

+

→ Formal verification.

## Design verification methods.

• Formal verification

→ math proof & algorithm

• Simulation

↳ Behavioral → Functionally

↳ RTL → RTL level

↳ Gate level →

• Emulation

↳ mimic original silicon

• FPGA prototyping

overlap, non overlap.  
↓  
same cycle.

1-→  
↓

## Used for formal verification

Intel pentium bus

## Diff between formal & simulation

→ assertion in FIFO

→ cover

Cadence tool

JASPER

- 0 - Full proof
- ✓ - Full proof
- ? - undetermined
- x - counter example.

FSV } safety & security (Automobile se)  
SPV }

#1 different delay.

$\langle \text{condition} \rangle \Rightarrow \langle \text{consequent} \rangle$

↳  
implication  
operator