UVM -> System Verilog - Base class library

- · Connecting Environment to DUT
- · Transactions
- · Sequence & Leck
- · Monitor & Subwriber
- · Reporting

OVM - Mentor & Gadance

-> Constrained random, eoverage driven verification

Seperation of test from test bench
- Transaction level communication, layered requestial

etimilue, standardized mexicaging, Register Layer (adv)

Configurable & reuse of IP Constrains modify to instage coverage. Sequence (set of tranx)

parket park prince signal.

Jexed park - env

Variable park - ded

Clan based - ted, env

Strudural - if, dut

140

- UVM automalitating re build, count a rune let

- uvm archetoluri Csequeni ~ gans

FRM -> RVM -> URM -> OVM -> OVM -> Condance) (cadance Condition, cadance, sympthes)

(litricity) (synophyse) Concord (cadance) (member)

Audera dandard.

UVM 1.2

UVM maiso, UVM paikage
include "uvm-maiso.svh" import uvm-pkg:: *;

'Uvm info (LID>, <msq>, < veriloity

Maches

include "svh"

\$ sformatf ("Var 1 ik 7.0d", Var)

'define DATA 1

UVM component

=null to brandel

. type-quoei static

· phase (function, tack)

build-phase,

connect-phase, and of elaboration-place, start-of-similation, eschact phase, check phase, seport-phase, final phase,

run-phase, task

run_test ("clanga") -> starte test in UVM.

include "uvm_macros.svh"

chan my component extends uvm_component,

'uvm_component utile (my compone); // Remicolon not require as macro expansion

dunction new (streng name="", uvm_component parent);

super.new (norme, parent);

'uvm_info("", "this is my_component", uvm_NONE);

end function

endelan

module my_text;

third begin

run_test ("my_component"; // punatest

end

UVM_component util (ds) -> factory registration.

endmodule

Gannot create componed of type "my-compond" because iti in not registered with the factory

queriloz <fileneme> -R +UVM_TESTNAME = my_component
component_utils name

elan variable sannot be added wave & done through interface. to


build-phoce

function void brild phase (wm_phase phase) Super build phase (phase); · wem.injo C", < >,7

endfunction

Nexted component

eno eno.h;



Sunction build-phase (....);

env-h - env:: typeid:: create ("env-h", this); endfunction

order of phases

build Tondown Tach, are parallel

final.

gim - dosent stop error - displayed

UVM - reporting.


UVM - info, UVM - error, UVM - fatal, UVM - warming, (estrog72strug>) stops simulation a south. ("Estring)", < strag >, cenums)

UVM-NONE - 0 UVM-LOW - 100 UVM-HIGH - 300 default = UVM - MEDIUM - 200

UUM - FULL - 400

OVM - DEBUG - 500

+ UVM-VERBOSITY = < verbosely>



uum_top. yrint_topolologye);


uvm_text_top
env_h
agent_ln
drv_h
mon_h
seq_h

get_name() -> obj name full with hererchy
get_type_name() -> clau name

parent-class wm_congronerst rurm driver uvm sequencer wm_env wom subscribes uvm sweboard wm.agent user defined phose initial begin \$ display (" lefore tea"); run test ("test"); \$ dieplay ('after teet"); uvm_config.db

3 single_lon clau .ovm_top to put a netrive clata. la static database - setu, get 1) Uvm_config_db # (typeT) :: set (entxt, "inchame", skey" "field_name", >i/10 Value); From - ted to-ton raise exception, #2 ovm-config.db#(tgw:gd (. _ _

Using config db send "virtual interface" from top.sv to env.sv 6



'confield_int-(<objectes)

'wom-object-utile-end.

[to regider object

clau user-seq-idem extende

uvm-sequene-item;

bit(so] dato(1, data 2; bit(4:0) sum; 'uvin_object utile_begin()

'uvm-field-int Colata 1)?

----> factory regidry.

· vvm_field_int (data 2);

If not regulared subjust wound be there

" woon -object with - end ()

for print() a used inside any method

UVM_DEC - OCT - HEY

copy, compare, (clone)

UVM-sequence (transcoition)

1. pre- start, start, port start,

2. pre-body, body, pod body,

3 pre do, midda, poétdo

4. Stall - item, finish item, get response.

Top Test UVM-segrence Sopreneer Sopreneer Sequestant (Segr)

to call body:) of sea,

pre-start
pre-body
pre-do
mid-do
port-do
port-body
port-start

P-sequencer, m-sequencer.

27-12-2024


typedef => Forward delaration.

'vom dellare - p- sequeres (Cure - sequeres)

p. sequenen variable defined.

-> Similar to tax (maillox) Transaction Level Modeling TLM1 port export lmyr TLM FIFO onalyeis Cinyone) (implementation port) A - usually don broadcast communication -> (does not support broacast) mail box queaue US FIFO FIFO Generator element com be not possible removed from midde coverge monitor,

payload > ethernet payload



Stalic data-type Dynamic data type passed.


passed. 2-> created & deleted default

memory grierict

till emolof program

non-blocking [null) > from sonsumer request to generator to generate seq.


> get method in generator gets sugged.



Line Jolohis VS Ctr.++ K, ctr

. print (vvm. default tree-pronter);

-line - change print format.



Driver Seq. Jewiget next ilem (1)

seg-ilementation dono etras

J seq-dem most

Beg.h. Start (env.h. azex)


text start_litem (tscn)

Sinich idem (tren)

30-12-2024


Reference Model, 3of DUT for verefication

Cardende from uvm-component



In): data 1 + data 2 > Need not be eyntheciable

som be in Syntem Verilog, C/C++, Python



if dysterniveritog used TLM ports not available; need to use mailbox

Transation Flow

Alguence

getnext-items)

Glast ilem (ilem)

predoc)

ilem done ()

Item. Francismian mid do ()

firith tem (ilem)

white crsps

short docs

set nesponse ()

get regionee ()

(optional)

TLM FIFO

Producer -> [FSFO] -> Concumer.

Stoff IP, HardIP


Factory Overriding

Alobal override, -> set type override by type } used to change behaviour instanance override -> set incl. override by type of close by substitution ('path', " without editing or recomply

UVM-resource-db -> unithuclused configure db

超 05-01-2025

Votual dequence, Virtual sequences.



Overate

Start Hem (society

romodomine

finish item (seq-it

'uvm.do.with()

'uvm do-pric 2

'urm_do_porê_with()

'Uvim_ create ()

· uvm. send ()