03-01-2024 PCI, PCI-X, PCIE

## Bydem Archeleture:

Bilpar @ cdae

spook > 3BUS PCI

common prolocol

Sixto to distant in inti

. 32 bils @ 33 MHz → for Multimedia storage.

plug & play - bu madering

- archeteture independent.

PCIE-6.0 CCXL)

-> Kaleniej -> time taken to seyrond -> Bond With - time taken to send matudas olata.

parallel low wer, Addrew, data - even partly Interface control =

· wer hidden, spisky <u>central</u>

Error reporting. - Pere - portry erra. - (addrew = data)

Mader only - Stritation = seq elk skytem = res

Trdy > target ready

Irdy > Intiator ready

IDuled -> to elect songe of Id adolren.

6 happens à configuration space.

- one iking confit RD - sead.

+ Rea 64# } for 64 bit

ACK 64# } for 64 bit

Frame,

-> ewdained bridate signale.

(1)

## LOCK -> Read, modify, write (comaphore)

Mechanical form feutor also specified, power consemption => PRSTVT [1:0] => nower

M66EN => 66 M H2

nemory mapped I/o, I/o mapped I/o

lorge nom be addressed simple +>1

1169 -> VendorID of CDAC PCIE

the week bridge stagether.

- · Baric write, bouic read PEX
- Riconnect -> one or more data accepted.

  Without data -> TRDY not oeserted.
- · torget abord -> last dates in discardled. -> device relect decernized \*\*

  Bonfiguring register

PCI EX

64 bit 133 MHz, atribution 2, delay bronch on suplaced by uplit transactions.

Semover wait phase saves time

> size of transaction

sequence number -> seq n(tag) PCIE, 64 byte - standard block size.

OSI moelle- Tlayer

Pete - 3 layer = Java link » skalible dehiry of pack.
Physical &

Q03 -> Quality of Storvice -> Same Physical channel > with priority

Str over VAN

with Virtual chames...

usually 4 implemented.

Data link -> DLLP -> Data link layer packet

Limitation of PCI

- wait stater, - stalle bur.

- delay transation. add latency
  - shared interupt -> devig resour
  - video, audio fills bru
  - noutirg all loner.
  - elk to data monagement.

Bus enumeration numbering bru id, chrano, device no, fuction nos done by root complex Physical layer manager the split in frame 1x 2 combine a send to 4x 8x data link layer.

> lone width, lone interchange lone species 3 => [configuration]

TX/RX intercharge; show adjectment Data link layer buffer size, essor detection JACK /NACK config place. PCIE parket ECRC Frame Sequence Header Rala CRC Frams Transation Rayer Data link layer

RCB > 64 byte /128 bryter. > morom sine of data sine

Physical layer

MPS -> Maximum payloadeine

4kB (81) 1k DW (Dword) [TEEE spenfied]

266 Byter (Typically)

Read

MRR > Maxim Read Reguest.

512 Byter (Typically)

Transfer are d-word > FBE Lired Big byte enables I used to denote

LBE Last bryte enables. I valid bits. Heit

Intorupt via MSI > Message signal internyd.

Tromation

ported - unde, menage, mig withdate Cerecept config wrête,

non-posted ->

read, ...

1236 /130b Essos cosection 64B/66B 8B/10B

2.0V 3.0V 5GT/s -> 8GT/s

10V, 2.0V

3.0V ...

is doubled bend with

NACK -> several from Replay Buffer.

Ly Not done for every parket, depending on time, parket singe its done

Expiren spenfic config regiler

PCI header,

PCI dill epelific New companior

Pourreu extended config space -> optional.

bar etucky Mem Read Mem Worth.

Design northoning

Xilingo PCIe core.

Competor orderface,

Requestor interface.

Blave decoder

Write, DMA Arbiter

Gemini, PCIe interface L Read, DMA, agents.


PCTE History 2003, 2007, 2010, 2017, 2019, 2021, 2025..-> 6.0 2.0 30 4.0 5.0 7.0 5 GTZ 8 GTZ 16 GTZ 32 GTZ 64 GTZ 64 Topology

Cleutrical characteritie

8522121. PCIE connector 1002 ±20% chip to elip

adj tracer 4 times dieluric height.

· Ac conjuling cap in TX -close to finger sail - paols for cope course impredome mismatch.



Transaction retimes Physical logic / Physical lledrical

Root Complex either integrated to CPU (01) external

Repeater - signal conditioner

1 retimer L redriver

Retime? -

Endpoint Legay, PCIe, Root complexe integrated

PERST# > hold low until power rails are stable Signal

-yn -inialil of trong

CLKREOH & bramion (=> low power state

7 Embedded Mock with earl device

- LO state CPCIE (LOV) -RX delect - Poding - Configuration de-skewing lane-lane recovery state @256T/s higher PCTE will Link Arabiving data varying chamel length compensated try. - Link equalization - link width determined dono Are makers., lone exced. PHASE O PHASE I PHASE 2 PHASE 3 -> 10 PM. Gignal Constitioning 1. Protocol aware retimes - remove diller, 2. Protocol agnortic linear seperates Mare loss / Signal attraction. PCIe 5.0 - 35dB Relimes -CTLE - Continious time linear equalityation threardriver +100 ps hateney 1 Shaloz only -> redriver CTLE / DFE COR TXW/EQ 2. Retimer CDR-Clock a Data recovery system + DFE- Pacifion feelbach equities. +64 ns Ladery LTSSM - Kirk braining & statu state machine · skyctiste list eyeld -Potes signal conditioning parameters - Enter complaint mode for different data rates - Link recovery -> FSM AGENTI video - Enter LOLI, LZ, L3 × LOS powersure DLCMSM

Dola! link control and management statemarkin

- ornor delection a hebry,

power managery.