

08-01-2024


PCI, PCI-X, PCIe

System Architecture:

Silprav @cdac

x86 → ISA, EISA

Spark → SBUS



common protocol

• 32 bit @ 33 MHz → for Multimedia storage.

- plug & play

- bus mastering

- architecture independent.

Latest upcoming:

PCIe-6.0 (CXL2)

→ Latency → time taken to respond

→ Bandwidth → time taken to send particular data.

PCI  
parallel bus use, Address, data → even parity  
Interface control

• use hidden, buskey, central arbitration

Error reporting: - PERR - parity error (address & data)  
- SERR - system error

\*\* Master only ← [ Arbitration System

req  
= gnt  
= clk  
= rst

Trdy → target ready

Irdy → initiator ready

IDsel → to select range of Id address.

↳ happens in configuration space.

→ one using config RD → read.

+ Req 64# } for 64 bit  
Ack 64# }

Frame,

→ sustained tri-state signals.

LOCK → Read, modify, write (semaphore)

Mechanical form factor also specified, power consumption ⇒ PRSTV[1:0] → power

M66EN → 66 MHz

memory mapped I/O, I/O mapped I/O

↓  
large mem. be addressed

↳ simple 1 → 1

1169 → Vendor ID of CDAC PCIe

• Basic write, basic read → - PCIe

→ Disconnect  
Retry → with data, → one or more data accepted.  
without data → TRDY not asserted.

• target abort → last data is discarded. → device select deasserted\*\*

Configuring registers → some read-only, write-only, general registers

PCI EX

64 bit 133 MHz, attribution ↑, delay transaction replaced by split transactions.

remove wait phase → saves time

→ size of transaction

sequence number → seq n(tag) PCIe, 64 byte - standard block size.

↓  
cache line size of CPUs

07-01-2024

## PCIe

OSI model - 7 layers

PCIe - 3 layer  $\begin{cases} \rightarrow \text{Transactional} \\ \rightarrow \text{Data link} \rightarrow \text{scalable delivery of pack.} \\ \rightarrow \text{Physical L} \end{cases}$

QoS  $\rightarrow$  Quality of service  $\rightarrow$  Same Physical channel  $\rightarrow$  with priority  
 $\downarrow$   
VoIP over LAN

TC  $\rightarrow$  VC  
mapping

$\Rightarrow$  with virtual channels...  
traffic ~~virtual~~ class.  $\} \rightarrow 8$  IEEE Spec  
 $\downarrow$   
usually 4 implemented.

Data link  $\rightarrow$  DLLP  $\rightarrow$  Data link layer packet

Transaction ... ; ...

### Limitations of PCI

- wait states, - stalls bus.
- delay transaction  $\rightarrow$  adds latency
- shared interrupt  $\rightarrow$  degrading resource
- video, audio fills bus
- routing all lanes.
- clk to data management.


Bus enumeration numbering bus id, <bus no, device no, function no>  
done by root complex

↓  
@ each transaction.  
↳ TLP header  
↓  
Transaction layer processing

Physical layer manages the split in frame 1x  
4x  
8x  
16x } combine & send to data link layer.  
→ same width, same interchange, same speed  
TX/RX interchange; skew adjustment. } ⇒ configuration

Data link layer buffer size, error detection } ACK / NACK  
↓  
config phase.

PCIe packet



RCB → 64 byte / 128 bytes. → maximum size of data size.

MPS → Maximum payload size

4kB (or) 1k DW (Dword) [IEEE specified]

256 Bytes (Typically)



MRR  $\Rightarrow$  Maximum Read Request.

Transfer are d-word  $\rightarrow$  FBE First byte enables valid bits. } used to denote valid bits.  
LBE Last byte enables. }  
2  
4 bit

Information

non-ported  $\rightarrow$  read, ...

8B/10B

~~64B/66B.~~

10V, 2.0V

3.0V, ...

2.0V      3.0V  
5 GT/s → 8 GT/s

→ doubled bond width

NACK → send from Replay Buffer.

↳ Not done for every packet, depending on time, packet size etc.

Express specific config registers

PCI header,

PCI dice specific New compacta

by user extended config space  $\rightarrow$  optional.

## Base study

Mem Read  
Mem write.

### Design partitioning

Xilinx PCIe core.

Comparator interface,

Requestor interface.



Slave decoder



Write, DMA Arbiter

Gemini, PCIe interface



Read, DMA, agents.



# PCIe

## History

2003, 2007, 2010, 2017, 2019, 2021, 2025... →  
1.0 2.0 3.0 4.0 5.0 6.0 7.0

2.5 GT/s 5 GT/s 8 GT/s 16 GT/s 32 GT/s 64 GT/s 128 GT/s

## Topology



Root Complex either integrated to CPU (or) external

Repeater - signal conditioner

retimer  
redriver

Retimer -

Endpoint Legacy, PCIe, Root complex integrated

Signals

PERST# → held low until power rails are stable  
→ initil of trans

WAKE#

CLKREQ#

} transition ↔ low power state

} Embedded clock with each device

## Electrical characteristics

85Ω ± 20% PCIe connector  
100Ω ± 20% chip to chip

adj traces 4 times dielectric height.

- AC coupling caps in TX
  - close to finger rail
  - pads for caps cause impedance mismatch.

RX detect  $\rightarrow$  Poding  $\rightarrow$  Configuration

@2.5GT/s

de-skewing lane-lane

LO state (PTE 1.0V)

recovery state

Link training data

- varying channel length compensated
- link width determined after interlacing, lane speed.

higher PTE will try.  
 $\rightarrow$  link equalization done

PHASE 0

PHASE 1

PHASE 2

PHASE 3  $\rightarrow 10^{12}$  error rate

### Signal Conditioning

1. Protocol aware retimer - removes jitter,
2. Protocol agnostic linear repeater


Max loss / signal attenuation

PCIe 5.0 - 35dB

Retimer -

CTLE - Continuous time linear equalization


1. Analog only  $\rightarrow$  redriver



+100ps latency

2. Retimer

CDR - Clock & data recovery system



DFE - Decision feedback equalizer. +64ns latency

LTSSM - Link training & status state machine

- negotiate link speed
- fix signal conditioning parameters
- Enter compliance mode for different data rates
- Link recovery
- Enter L0, L1, L2, L3 & L0s power state

$\rightarrow$  FSM refer TI video

DLCMSM

Global link control and management state machine

- error detection & retry, power management.