

2	3	7	8	4	9
4	9	9	4	6	1
8	7	3	2		
6	1	1	6		

Boat

Downstream speed (D) - Speed of stream + Boat speed

Upstream speed (U) - Speed of stream - Boat speed

Speed of boat in still water - $\frac{D+U}{2}$

Speed of stream - $\frac{D-U}{2}$

Block

$$\theta = \left| \frac{11m - 30h}{2} \right|$$

$$\frac{a+x}{b+x} > \frac{a}{b} \text{ iff } a < b$$

Mixture

$$P \times \left[1 - \frac{R}{P} \right]^n$$

P - pure

R - replacement

n - no of replacement

CI

$$A = P \left(1 + \frac{r}{n} \right)^{nt} \quad \text{CI-SI} = 3 \frac{PR^2}{100^2} + \frac{PR^3}{100^3}$$

AP

$$a_n = a + (n-1)d$$

GP

$$ar^{n-1}$$

$$S_n = \frac{n}{2} [a + a_n]$$

$$a(1-r)^n / (1-r)$$

n - natural numbers $\rightarrow \frac{n(n+1)}{2}$

n - odd numbers $\rightarrow n^2$

$${}^n P_r = \frac{n!}{(n-r)!}$$

$${}^n C_r = \frac{n!}{(n-r)! r!}$$

All possible combination of words with letter given

taken all at a time

$$\frac{n!}{r_1! r_2! \dots}$$

n - no of letters

r_1 - no of times first repeat

r_2 - no of times sec repeat

Probability of getting 53 Sunday $\frac{1}{7}$ normal year $\frac{2}{7}$ leap year.

Perfect number 6, 28, 496 ... sum of its prime factor.

Twin prime $((6n-1), (6n+1)) \rightarrow \text{except } (3, 5)$

Verilog

gate level modeling not possible
VHDL

evaluated RHS - Active region

PAIN ORP

update LHS - NBA region

\$display - active

\$monitor - reactive, non-pend

\$strobe - non-pend

assign - Active

blocking - Active

#0 - Inactive

primitive - Active (evaluated)

function - one (or) more inputs
- blocking assignments only

\$setup (D1, clk, tsu);

\$setuphold (reference event, data event, tsu, th);

> full connection delay

=> parallel connection delay

nmos (out-pin, d_in, control_signal)

cmos (out-pin, d_in, control-pin, control-p)

buff (out, in) $\begin{matrix} i/p \\ x/z \end{matrix} \rightarrow \begin{matrix} o/p \\ x \end{matrix}$

#(delay)

#(rise, fall)

#(rise, fall, turn off)

#(min: type: max)

Operator precedence - Arithmetic, Relational, Equality, reduction, logical, conditional

Unary Binary

+ - ! a (* % + -

3-FF

q.out = t2

t2 = t1

t1 = din

2FF

q.out = t2

t1 = din

t2 = t1

1FF

t1 = din

t2 = t1

q.out = t2

time - 64 bit

integer - 32 bit

realtime - 64 bit

real - 64 bit

table -> non-synthesizable

Race condition avoided using
NBA

Assign - continuous
Always - concurrent

0-9 mod10 counter

wait
level sensitive both
level, edge (x or z) -> 1

@(posedge)

0 -> (x, z, 1)

== with x < z

-> output 'x' if if else 'x'

System Verilog

Interface ⁱⁿ Module, program
Program ⁱⁿ module (Testbench)

Declaration spaces, - where each can be instantiated & exceptions

function can have output & inout
- should have at least one input
- executes in zero simulation time

} input - changes taken in
output - changes drive out
inout - both ways.

fork ... join varieties.

packed []<var>, unpacked <var>[] []

↳ recommended only to be used in sim

associative array [*]

→ exception class object

get(), peek() → blocking

program → Reactive region

integer, int →

↓
4state 2state

Virtual interface → to connect with classes

testbench structure, formal verification assertion, property, implication on test

polymorphism compile time - overloading
run time - overriding (class)

Subsequent cycle \leftarrow \rightarrow non-overlapping
Same cycle \leftarrow \rightarrow overlapping.

[*] - 3 cycles

- delay.

[:]
for to

mailbox #(type) name = new(Size);

and, or, interest

within

BA, NBA → Synthesis.

constraint dict {100::=1, 200::=2}

Event queue

Assertion evaluated - observed

sampled - pre-pond

class is → public (default)

UVM

p-sequencer - userdefined

UVM-MEDIUM - default verbosity

m-sequencer - generic

build-phase } - top-down
final

driver - active component

reset, config, main, shutdown } parallel

static components - DUT, Interface

TLM 2.0 sockets
cpsedo - mitchda ?

-do sequencer

rand-send

analysis import → broadcast

→ create, send, start, finish

create
start
rand
finish

factory over ride cannot be done on components

Subscriber - analysis-export

sequence-items → transient only

HDLSS

No of registers with BA

NBA to avoid Synth Sim mismatch

NGD Graphic Database system

NGD Native generic database \rightarrow netlist of primitive gates

NCD ~~next constraint data~~

UPF unified power format

UCF user constraint file

ISE Integrated Synthesis Environment

Translation RTL $\xrightarrow{\text{software}}$ Netlist Intermediate Representation

DFT, ATPG

light sleep \rightarrow memory remains ON

Block
create clock - period 4 - waveform {0 2}

Block gating

set clock gating check

cycle based simulation \rightarrow glitches are not detected

B. false path \rightarrow set - false - path - from - to

multi cycle path \rightarrow set - multi cycle - path - setup \square - from - to

report - timing

Control path \rightarrow 2 FF level synchronizer, MUX


Data path \rightarrow FIFO

STA, FIFO depth calc

Read HDL \rightarrow Elaboration \rightarrow Translation \rightarrow Optimization \rightarrow Technology Mapping

\rightarrow constraint checking \rightarrow Netlist generation.

Hazard
Static 0



Static 1



Dynamic



ILA, VIO

Block skew

set clock uncertainty

Flattening - Hierarchical to single line

Translation -

Optimization -

HDL \rightarrow IR \rightarrow Gate level netlist

\downarrow \downarrow
Translation Optimization

CMOS

Avoid IR drop

- decap ^{End cap - avoid damage at end}

- Power plan

- decrease Metal length

Solution to antenna effect

- Diode insertion
- more gate area better

area of conducting layer to gate area \rightarrow Antenna ratio

scan chain does not have critical path

uncertainty is more in setup.

cross talk - shielding nets, connect to VSS
- reducing space

NAND - gate preferred during design.

< metal, > resistance

^{more in number}

clk in middle metal

\rightarrow fixed circuit

HARD macro - only timing information, no fn known

SOFT not fixed ext, timing & function known.

After final routing there can be setup & hold violation, hold fixed after CTS

Guard ring \rightarrow reduce latch up problem, clk buff - better drive strength

Logical DRC avoid shorts info

Reduce dynamic power - reduce voltage switching, reduce load capacitance

wire model of transistor, resistor & diodes.

Pseudo NMOS - PMOS pull up
Domino circuit only non-inverting

DRAM - precharge
SRAM fabricated with CMOS 6T-memory cell

Flash memory hot carrier

PMOS V_t -ve NMOS V_t +ve

Post Routed Design - Hold is fixed

distributed design - No gap between blocks

Distributing cells - avoid routing congestion

Search & Repair - DRC remove

Power routing - pre routing.

DEBL - Drain Induced Barrier Layer
tf - max current density
lef - capacitance table

Buffer - decrease delay

HVT - reduce static

LVT - better timing

Halo - buff & ino

macro - placed on conn to IO

CTS - '0' clk skew

@ placement \rightarrow NO AOI cell

HFNS - load balance

BIST - manufacturing fault

global skew - diff between shortest path & longest path.

clk gating - reduces dynamic power

- use isolation cells

CRPR - Clock reconvergence permission removal

Jitter deviation of clk from ideal points

light sleep \rightarrow Memory remains ON

Soft blockage - only inverter & buff

CTO - buffering, gate sizing.

clk buff - better drive strength

better timing

\rightarrow LVT used, HVT not preferred

load capacitance

$r > 1$ high skew $>$ ON time

$r = 1$ unskew

$r < 1$ low skew $>$ OFF time

Sizing PMOS - $k \rightarrow 2R/k + \dots = R$

NMOS - $k \rightarrow R/k + \dots = R$

Logical Effort NAND $(n+2)/3$

NOR $(2n+1)/3$

const V scaling field scaling channel scaling

- improve performance - channel length

- improve power density - oxide thickness

- increase leakage thermal issue - dopping

+ improves speed & reliability

PFDV

Template class, RTTI

Vector

Queue

auto - stack - garbage value

extern -

static - } data section 0

register - CPU reg - garbage value

nl, wc, diff, grep - v → exclusion
-w -i
-l -R
-c

? - exit status

\$ - last value

Set { } → not indexed

list []

Tuple () - immutable, order

Dictionary { }

15.4 Right
15.7 Left

System Architecture

0 uni, 1 multi, 5 broadcast

MAC - 48 bit

CISC SO2ST-FPU

Superscalar - 2 instructions per clock

Branching, Issue Policy

VLIW - Very large instruction word

DRAM - precharge, refresh

SRAM - fabricated along with CMOS - 6T

PCI-C voltage

CXL 2 SLI -> NVIDIA Link

CompuLink express link

6.0 -> PAM4 3.3 V

1 -> Pulse amplitude modulation

QoS -> Virtual Channels

-> Traffic Class.

x 1.0

↓

500 MB/s

e 110 -> 2.5 GT/s 250 MB/s

PAM4

PCIe 6

GDDR 6

400G -> ba

USB

PID - 8 bit, ADD

low speed

D - 1.5kΩ to Vcc

high speed

D + 1.5kΩ to Vcc

differential signaling

NRZ-I -> PAM4

3 ethernet
802.11 Wifi
15 ble

Ethernet

differential signaling

NRZ-I

Z - 1G

ae - 10G

ba - 40G/10

PAM-4

CSMA/CD

FPGA

DIL - Delay latch loop

mmcm, Mixed mode clk merger.

PMCD . Phase matched clock dividers

DCM

ILA,

PAM3

GDDR 7