







VHOL 93

ADD, SUB, EXOR, ADD





XC7
↓
Artise 7

35t
↳ 35k cells
- extension cell within
32 kLUT

C9P
↳ package pin
238
SMD - 238 pin.

$\rightarrow 100 \text{ MHz}$

Carry look ahead adder.




$\frac{n(n+1)}{2}$ AND, n OR gate

ALU-1 bit

$a_{in} = \begin{bmatrix} + & - \end{bmatrix}$
 $b_{in} = 1 \text{ to } 1$
 $carry_{in}$

$result_{out}$
 $carry_{out}$

$a_{in} = 1011$
 $b_{in} = 1101$
 1011
 1101
 1000



Advantage

→ Less time

Disadvantage

→ increase complexity

→ add more gates to design

→ n-lits

$\frac{n(n+1)}{2}$ AND

n - OR


1×2
 $1 + 2 + 3 + \dots$

Run Linter.

↳ avoid multidriver.

↳ no-connected nets

↳ latch infer



⇒ Synthesis

reg d, reg;
wire c;

Timing constraint file

⇒ Add source

clk.xdc

write constraint file.

generate.

↳ Clock wizard.

→ ☒ clk

→ 200 MHz

→ select signals

→ initial condition.

Finish.

↳ Run synthesis.

Constraint wizard

↳ before finish

☒ view timing constraints

☒ Create timing summary report

☐


☐

⇒ Generate report ⇒



Timing report

use of case. \Rightarrow optimise for ALU

LFFR - Linear feed forward register.



2.64



\rightarrow 1
5A5A5A
6x4


0101 1010 x 3
1-
0-

~~x=2~~
x d d d d
0 \rightarrow 1


\downarrow

\rightarrow

~~5A~~
[DW-1] \rightarrow 1



\downarrow glitch \rightarrow cross coupled NAND inverters.



$I_b = 0$
BJT \Rightarrow oscillate
 $I_g = 0$
MOSFET \Rightarrow sticks to a state

(a) transitional state $\begin{matrix} 0 \rightarrow 1 \\ 1 \rightarrow 0 \end{matrix}$ \Rightarrow floating \Rightarrow NO internal PULLUP PULL-DOWN } register in FPGA gate

MOSFET \Rightarrow can be used to implement
 but, generates impulse response. \rightarrow


VHDL \rightarrow 9566 variable.

Verilog \rightarrow 4 state variable \Rightarrow That cannot account for floating state in a BJT

\rightarrow commercial design ~~the~~ use MOSFET so does not have to account for.

Metastability avoided by registering o/p

B_{CD} \Rightarrow 7 segment.



	B ₃	B ₂	B ₁	B ₀	A	B	C	D	E	F	G
0	0	0	0	0	0	0	0 \rightarrow 0	0	0	0	1
1	0	0	0	1	1	0	0 \rightarrow 1	1	1	1	1
2	0	0	1	0	0	0	1 \rightarrow 0	0	0	1	0
3	0	0	1	1	0	0	0 \rightarrow 0	1	1	0	0
4	0	1	0	0	1	0	0 \rightarrow 1	1	0	0	0
5	0	1	0	1	0	1	0 \rightarrow 0	1	0	0	0
6	0	1	1	0	0	1	0 \rightarrow 0	0	0	0	0
7	0	1	1	1	0	0	0 \rightarrow 1	1	1	1	1
8	1	0	0	0	0	0	0 \rightarrow 0	0	0	0	0
9	1	0	0	1	0	0	0 \rightarrow 1	1	0	0	0