

05-12-2024

Mock Interview

always @(posedge clk or negedge reset) begin

q-out <= ~din;

end

→

always @(posedge

$$\begin{array}{r} 10010 \\ 01101 \rightarrow \\ + \quad 1 \\ \hline 01110 \end{array}$$

x default value
x wire
Reg.

2

class Base;


function display >:
\$display ("base")

end class

class Derived extends Base;

function display
\$display ("derived");

end class



→ Verilog

→ SV

→ NVM

Feedback

→ Confiden ✓

→ Verilog → Basic
defunct
wire
reg.

Project

→ protocol → 6m training.

RTL

DB

DFT

Skills:

Programming languages.

Scripting languages.

RTL design verification methodology: UVM

Protocol:

Synth tool : Vivado, Quartus, Yosys

Simulation tool : Ansa, Verilator.

Experience

Project

Education Qualification

DGTVLSI

Bachelor BEEEE.

→ tool experience

language, methodology

remove, unlearn.

verification

understand

⇒ experience

RTL, Design, Verification, Synthesis
UVM, FPGA (Xilinx)

Managing team x Team player → Project.

Electing Engineer, PhDipion VLSI, CDAC

⇒ Project (Description)
⇒ 2 only.

Tool | Synthesis | Simulation

Core skill

System Bus

AXI (Adv. extensible Interface) —

CHI (Coherent bus Interface)

AHB → —

Memory

GRAM,

DDR, HBM

CSR → Control & status registers

Arbiter.

SoC

UCI - Universal chiplet interconnect.

PSX₂

Praya
Prathic →
Shruti
Charan → the Indian
Tripath → no-eye contact with all
Ekmantra
Omkar → 'AA'
Power

DOGE x

Portfolio

Resume → different Pdf generator
↳ or static
upload

Project & skill update

DDR { Size
Bandwidth

Networking

PCI, PCIe

USB

NVME

SATA

AXI

AHB

Ethernet

HDMI

KPI \rightarrow Power
Area
Frequency

Nvidia

- grasshopper

- NV link

Infiniband (Ethernet
alteration)

Arbitration (Avoid collision)

PS/2 \rightarrow Key PS PS/2 Keyboard /

~~AF~~

PAM4 \rightarrow Signal

BOBP \rightarrow CAN \rightarrow Single wire

Storing in memory.

Design for scalability.
n

Rate condition

\rightarrow sampling $<$ update

Fsm - 3 logic block 7

Assertion \rightarrow system verilog constraint.

S-cycle \rightarrow get delta cycle

Visualizer \Rightarrow wLmf.

qdb \rightarrow to be used.

6