

04-12-2024

HDLSS

### Synth tool inferencer

- Priority mux, parallel mux
- inference of latch (un-intentional)
- 
- 
- 

### linter

- multi driver
- un-intentional latch
- clock domain crossing

### DFT

- ATPG
- 
- 
- 
-

1. Multiplexer using tri-state buffer.

out = (sel == 1'b0) ? in0 : 1'bz

out = (sel == 1'b1) ? in1 : 1'bz

2. Timing statements in Verilog @ (posedge < >)

@ (negedge < - >)

@ (--)

3. Truncation

a, b

a	b	Sum	carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1


Sum = a + b

x → carry will be truncated

{carry, sum} = a + b

0 - 0001  
1 - 0010

enum	2'b	3'b	4'b
IDLE	2'b00	2'b00	4'b0000
START	2'b01	2'b01	4'b0001
RUN	2'b10	2'b11	4'b0100
err	2'b11	2'b10	4'b1000



min & max delay in logic ckt.

f<sub>max</sub> → max operable

f<sub>opp</sub> → max

## Timing analysis

- Run Linter
- Select clock.
- generate timing report.

## Implementation ↑

- IO Planning
- Utilization report (synthes.)

Run Linter

Timing constraint →

Timing report

→ negative slack ☐  
by changing 'freq'

Power report

→

Utilization.

Design

Simulation → functional

Synthesis → Behavioral simulation

Implementation ↓


I/O Port mapping → .xdc  
xchopperfile. ↗

10:30 - 12:30

10:30 | 15 min question reading  
10:45 | 15 min  $\pm 5$  design  
10:55 | 10 min  $\pm 5$  testbench  
11:05 | report generation, [constraint changing & reset]

→ Task Based test bench, \$display, always-ff, always-comb

→ Design Patterns.



Problem soler.




V  
oof



fork join any none



fork join

→ fork join any.ry.



buff[1] = data

buff[0] = buff[1]



Build, connect, run  $\Rightarrow$

name. this.name

\$display ( '\$time' )

;

event (or) semaphore

mailbox

virtual interface

clocking

