

UVM → System Verilog . Base class library

- Connecting Environment to DUT

- Transactions

- Sequence & Tests

- Monitors & Subscribers

- Reporting

→ Constrained random, coverage driven verification

- Transaction level communication, layered sequential stimulus, Standardized messaging, Register Layer (adv)

Checkers → to check expected or reached.

Functional coverage →

↳ Header, payload, checksum.

05-12-2024

Mock Interview

always @(posedge clk or negedge reset) begin

q_out <= ~din;

end

→

always @(posedge

$$\begin{array}{r} 10010 \\ 01101 \rightarrow \\ + \quad 1 \\ \hline 01110 \end{array}$$

x default value

x wire
Reg.

→

class Base;

function display >:
\$display("base")


end class

class Derived extends Base;

function display
\$display("derived");

end class

1011 (5) →



→ Verilog

→ SV

→ NVM

Feedback

→ Confiden ✓

→ Verilog → Basic
defence
wire
reg.

Project

→ protocol → 6m training.

RTL

DB

DFT

23-11-2024

→ Vijay

↳ Down ⇒ rather than opp.

State Machine →

phrasing (finite operator) in compiler.

quintuple

Σ - input alphabet → set of indivisible unit

Γ - output alphabet

S - set of states

δ - function that maps

w - function that maps

→ history of i/p's - that are relevant

→ cartesian product

→ maps i/p to o/p

→ set of ordered pairs.

$\Sigma \times S \rightarrow S$

$\Sigma \times S \rightarrow \Gamma$

Language.


BNF - Backus Naur Form.

grep → global regular expressions.

{ Sulman ::= firstname, middle name }

↓
token

Shift Reduce Parsing



tokens are shifted in

↓
Rule match

↓
Reducer

} → syntax match
semantic match

shift/reduce conflict

reduce/reduce conflict

Child eats

Child eats an apple

LALR(1)

↳ Look ahead

} context free grammar

Some other

• Abstract Syntax tree

Shamir's - sound vs letter.

Error-correction codes.

RS (544, 514)

Cache {
→ LRU
→ MFU
→ FIFO

Galois Fields.

Set \rightarrow group \rightarrow Ring \rightarrow Field \rightarrow Polynomial
with, within \leftarrow Vector Space

\$

07-12-2024

Software for automating tasks. $\begin{cases} \rightarrow \text{Synth} \\ \rightarrow \text{Simulation} \\ \rightarrow \text{GDS error check} \end{cases}$

Algebra \rightarrow a set with operation & rules.

Language

- Symbols, not-Symbols (empty space)
- Strings, ~~words~~ \rightarrow meaning full string
- Lexicon - set of meaningful word
- ~~valid~~ Sentence -
- String -
- Grammar \rightarrow set of rules in a lang
- Token - read till space
- parsing \rightarrow extracting meaning from it.

\rightarrow Scanner - lexical analyser.

Lookup engine \rightarrow Symbol table (CAM - Content addressable memory)

\rightarrow Syntactic analyser \rightarrow checks with predefined rules.

\rightarrow Semantic analyser \rightarrow checks for valid concepts

\rightarrow AST \rightarrow ~~ph~~ parent stores in \leftarrow

Program
AT&T \rightarrow lex
 \rightarrow yacc \rightarrow flex
 \rightarrow bison GNU

\rightarrow LALR1

\rightarrow Look ahead parser

Bad Grammar

\rightarrow ambiguity in grammar.

Compiler

→ translation from one to other
C → assembly
V → .C

Language

Lisp → Emacs Lisp.

↳ unambiguous grammar

Verilog constructs

Combinational circuit

assign $y = (a \& b) | c;$



if ($x == 0$)

$a \leftarrow 5;$

if ($x == 1$)


$a \leftarrow 6;$

if ($x == 2$)

$a \leftarrow 7;$

else

$a \leftarrow a;$



→ compare with all least priority before match,

case (x)

end-case

⇒ Infer parallel mux (regular)

Sequential circuit

always @ (posedge clk)

↓ Synthesize reset
↓
ASIC (yof) FPGA's

use of begin end everywhere

edit code

best case syntax error
worst case error in silicon.

//comment → why? part to explain
→ don't comment the operation.

function, task

loop → for, generate

class X

} → using don't provide 1→1 mapping with
netlist inferred, creates a layer of abstraction

ECO → Engineering change order (change made to silicon die after
implementation done)
↳ using spare gate, wire

→ Final netlist usually single bit instead of bus[n-1:0]

DDR {
Sust
burst

Networking

KPI → Power
Area
Frequency.

Arbiter
- grasshopper
- NV link.

PCI, PCIe

USB

NVME

SATA

AXI

AHB

Ethernet

HDMI

Arbitration (Avoid collision)

PS/2 → Key PS PS/2 Keyboard /

AF

PAM4 → Signaling

BOBP → CAN → Single wire

Storing in memory.

Design for scalability.
n

Fsm - 3 logic block

assertion → system violates constraint.

S-cycle → get delta cycle

Rate condition
→ sampling < update

Visualizer ⇒ wLmt.
qdb → to be used.

System Bus

AXI (Adv. extensible Interface) —

CHI (Coherent bus Interface)

AHB →

Memory

GRAM,

DDR, HBM

CSR → Control & status registers

Arbiter.

SoC

UCI - Universal chiplet interconnect.

PSX₂

Gayatri
Prathic →
Shruti
Charan → the Indian
Tripathi → no-eye contact with all
Kundan
Omkar → 'AA'
Power

DOGE x

Portfolio

Resume → different Pdf generation
↳ or static
upload

Project & skill update