

07-11-2024

System Architecture (Ethernet, FPGA architecture)

-Parikshit

Ethernet IEEE 802.3

LAN, WAN

Network switching { Circuit Switching - dedicated channel
Packet Switching - information transmitted in packets

Network Topologies { bus, star, ring, mesh...
extended star, fat tree / Clos, Hypercube
1D mesh, Torus. } Direct & Indirect network
2D
3D

Bandwidth vs Throughput { header/footer
ack
error correction
actual data rate (useful)

10Mbps
→ 1 bit / clock

Ethernet { seamless performance (10/100/1G)
Price / performance
Interoperability
Scalability

1500p
1024

PAM-4 signaling

Network layers { A P S T N D P } Software Hardware

TCP/IP T N
Ethernet D P

0 → unicast
1 → multicast
ff:ff:ff → broadcast

MAC

OUT CDAC₂

00:A2:22:xxxxxx

Hub vs switch

Ethernet Frame

switching frequency & voltage of operation.
level → Ethernet

10 Base T +2.5V - -2.5V
100 Base Tx +1V - -1V

esma/cd -

Flow control (using acknowledge)

time 512 bits timer. → [to avoid to xloc collision]
2⁸ 2

512 bits = 64 bytes (B)
10 Mbps
51.2 μs

100 giga
→ 448 byte as padding

burst time 1500 bytes → max com b
slot time 512 bytes → min req

Full-duplex

→ CSMA/CD - no longer relevant (separate dedicated lines used)

→ flow control needs to be implemented.

→ pause flow control, credit flow control

Ethernet connector. ^{RS45, SFP, ...} Manchester Coding (10 Mbps) 1 1 select 4b → 5b mapping what to choose ↓

Coding \swarrow NRZ-I $\left\{ \begin{array}{l} 4b \rightarrow 5b (100 \text{ Mbps}) \\ 8b \rightarrow 10b (1 \text{ Gbps}) \\ 64b \rightarrow 66b (10 \text{ Gbps}) \end{array} \right.$ Running disparity.

reduce transition
maintain balance
→ scalar or multiplier coding
→ make the sequence possible NRZ-L

Auto-negotiating → MDIO, MDC (similar to I²C) Ma
data clk

Control registers.

Switch architecture \swarrow router.
 \searrow arbiter

- store & forward
- cut through.
- worm hole

→ memory partitioning
↳ DMA to map
physical address,
virtual address.

12-11-2024.

Programmable Logic Device - FPGA

PROM, PAL

↓
PLA

I/O Buff → Current amplifier
↓
unity gain amplifiers.

12-11-2024

↳ Functionality can be implemented in {
→ Logic gates
→ NAND (or) NOR gates
→ ROM to model

40 yrs → 2^{40} o/p

40 i/p's → 56 o/p [Implemented in xilinx CPLD]

- 4 i/p LUT ⇒ cascaded to get req i/p

- Faster FPGA tend to slower than fastest CPLD for small design

- Interconnects in FPGA

- Route through logic [implemented by tool]

FPGA vendor ←

Altera →

Virtex-II, Pro, Pro X ← Xilinx

Virtex-4

I/OB → Single ended, Differential, Tri-state

HP → High performance HD

HR → High range

Single port memory → tri-state Buff

→ protection circuit, weak keeper (multi-bus access)


→ Ground bounce

13-11-2024

Differential buffer → instrumentation to be placed

① → Same bank

② → Adjacent pins (to have high CMRR)



Latch, FF, DDR. → in o/p side

ISERDES3 → BU slip (to begin transmission.)

Configurable Logic Block

- SLICE, SLICEM + Memory (Distributed RAM)
(Shift registers)
- LUT
- Flip Flop
- Arithmetic & carry chain
- Multiplexer.

→ Relationally Placed Macro

Latch → to be instantiated ~~not~~ by synth tool only.

14-11-2024

→ Morris Manno
→ Latch design

Block RAM, clocking, DSP, interconnect.

Metastability in → Flip flop → Gates → Transistors → cutoff
↓
saturation

Inertial delay & Transport delay.

↓
min time for the gate that signal need to be stable.

36 bit → 1K 32 bit + 4 bit for parity.

↓ one for 1 byte

→ P-block constrain
↓
placement

→ Tool can infer a Block RAM,

↳ Recommended to use desired macro

[problem with to so design needs to be changed]
↓
macro

512x144 FIFO →

DSP - Digital Signal Processing.


Scaling & addition →

< resource intensive
>

(comparator) used instead

MMCM & Blocking

DLL → Delay Locked Loop



PLL
↓
recreates clk

DLL
↓
compensates clk
(de-skew)



DCM →


↓ Synthesis from clk

PMCD →

(Phase locked clk divider)

MMCM

Control match clk master.



POST → at lower clk if ok not needed to be high frequency designed.
①
② → Switched to higher clk for design.

AC/DC switching characteristics. ⇒ frequency range

• PLL recreates clk ⇒ removes jitter filter.

Routing Matrix

→ Switching elements, delay ⇒ Not known to synthesis tool.

Configuration

FLASH, JTAG (single JTAG)

(master)
/slave

Debugging, Read back (Chip scope)

→ ILA core

Xilinx

Altera

CLB →

Slice → ALM

IOB → IOE

Factory programmed FPGA

Xilinx - Easy path → } certain parts not tested
Altera - Hard copy - }

→ Structured ASIC pre-fabricated, layer fixed to fix functionality.