Downstream speed (D) - Speed of stream + Boat speed $\frac{6lock}{9}$ Updroom speed (U) - Speed of stream - Boat speed $\frac{9}{2} = \frac{11m-3oh}{2}$ Speed of boat in still water - $\frac{D+U}{2}$ $\frac{a+x}{b+x} > \frac{a}{b}$ iff a > b

Mixture $P \times \left[1 - \frac{R}{P}\right]^n$ P - pure R - replacement R - no of Seplacement R - no of Seplacement R - replacement R - replacement R - replacement R - replacement

 $\frac{AP}{a_n = a + (n-1)d}$ $G_n = \frac{n}{2} \left[a + a_n \right]$ $a(1-r)^{n-1}$ $a(1-r)^{n-1}$ $n - natural number \rightarrow \frac{n(n+1)}{2}$ $n - natural number \rightarrow n^2$

 $n^{p} = \frac{n!}{(n-r)!}$ All possible combination of words with letter given $n^{p} = \frac{n!}{(n-r)!}$ taken all at a time n - no of letter n - no of letter n - no of timerified repetit n - no of timerified repetit n - no of time sec repeat

Propability of getting 53 Sunday 1/4 normal year 2/4 leap year.

Perfect number 6,23,496... sam of its prime factor.

Turn prime $((6n-1),(6n+1)) \rightarrow except(3,5)$

evaluated RHS _ delive region

- NBA region undate LHS

- active \$ digplay

- reactive, nodpord \$ monitor

- porpond \$ strobe

assign - Active

- Adive Blocking

-Intelive #0

Active (levaluled) primitive

IFF 3 - FF 2FF t,=din q.out=t2 q-out = t2 $t_2 = t_1$ t, = din $t_2 = t_1$ grout = t2 $t_2 = t_1$ ti = din

time - 64 lik

integer - 31 bits

Sealtime - 64 lit

real - 64 lix

function - one (or) more inputs - blocking oxignments only

& soly (DI, cla, ten);

of settyphold (Oreference event, dataevent, 1su, th):

table - non-synthicable

Race condition avoided uning NBA

+> full connection delay

parellel convertion delay

nmos (out-pin, din, control signal)

emos Cout-par, d.in, control-pr, control-p)

Always - concersent 0-9 mod 10 counter

Assign - contineous

buff (out, in)

#(delay)

(rise, fall)

(rise, fall, two off)

((poredge)

wait lever sentive both $0 \rightarrow (x, z, 1)$

level, edge (x orz)-> 1

== with x 2 2

> ordput x' if ifelaix'

(min: tayp: max) Operator precedence - Arithmatic, Relational, Equality, reclution, logical, conditional

Unary Binary +=! 0 (+ 1. +=

```
System Verilog
                            Interface ("Module, perogram Program " module (Teabench)
    Leclaration Spaces, - where each can be inclavated & exceptions
                                                                - change taken in
   function con have output a inout
                                                       input
                                                                - change drive out
                                                       output
      · should have at least one input
                                                     inout
                                                                . both ways.
      executes in tero simulation time
   fork ... join varietis.
                                                            arabition in the section of the s
              [ ] cross ], unpacked <vo1>[][]
                                   4 secomenoled only to be used in sim
  associative assay [+]
                                                  geter, neek() > blocking
                -> exception class object
                                                 phogram -> Reactive region
   integer, int »
                                                Virtual interface - to connect with classes
     4 State Islate
  texteench structure, formal verification succession, property, implication ondo
                                                            Bulcequent egels -> non vovalar
Some cycle (-> - ovalapping
  polymorphism run time - overloading (dan)
                                                                            - overlapping.
                                                                       [05] - 3 ryclu
                                                                       ## -delay.
   maillox # (type) nome = now (size);
                                                                  and, or, interest
                                                                     within
                                                           Loudrain diet {100:=1, 200:=2}
   BA,NBA -> Synthesis.
```

Agrestion evaluated - observed

Sampled - pre-pond

elan is -> public (default)

Event queau

p-sequencer-userolefined

UVM_MEDIUM - default verobouty

m-sequencer-generic

build_phase z- top-down Linal

driver - active component

final

reset, config, main, shutdown; parallel

Static components - DUT, Interface

-do sequene

analycii import + broadcaste

+ preate, send, start, finel

happy the a will to have

factory ower ride cannot be done on componenti

amagnet seed at his or and seeing

finich

analysis export Suburaber

sequence - item - transientantily

1.6

Sugar State and a second

horas my more

Hayard Noof registers with BA ssatre 0 NBA to avoid Synth Sim mismatch 673 Graphic Database dystem I NGO Native generic database -> nelliet of primitive gates NCD weed constru dates unified power forment Dynamic ucer condiain file Integrated Synthein Environment 1 software Iranulation RTL -> Nelliut Tintermediate Representation ATPG 19 ILA, VIO light elep -> memory remains ON create-clock -period 4 -waveform 2023 Block block Skew set clock uncertainity block gatting St. clock- gatting-check byle based simulation > B Glitche are not detected B. false path - set- false-path - from multi eyele path - set nulticycle- path - setup I - from - to Flattening - Sterrondal to englishing report - timing Isomelation -Control path -> 2FF level synchronizer, MUX Optimisation HDL →IR → Gate level netlist FIFO Data path Tromelation optimization STA, FIFO depth vale Plad HDL -> Elaboration -> Iranilation -> aptimization -> Ielmolday May Mrg -> constraint chaking -> Neutlint generation.

DIBL - Drain Induced barriel ! CMOS tf. mare curren denily Post Routed Deugn-Hold in Jixed lef - capacitance table Avoid IR drop - De cap domage at evoluted design. No gap between blocks Buffer - decreas dela Histributing celli- avoid souting congeion HVI - reduce static - Power plan LVI - better limig grower Halo - buff a ino - decrease Metal length search a Repair - DRC remove effect Bolulion to antena Power routing - pre routing wacro - placed on conne - Viode insestion - more gete area bother CTS - o'clk shew area of conducting larger to gate area -> Andena natio @ Macener (>NO ADI cell HFNS - load balance BIST - wan factur Salt global skew-diff between shorted path escan chain does not have oritical path uncertaintly is more in setup. a longest path. cross talh - shielding nets, connect to VSS - reducing exace elle gatting - reduce dynamic power user isolation sells NAND-gate preferiol during deugn. CRPR - Clock renonvergence permicuon < metal, > recictance Titles deviation of elk from ideal position more in number metal le in middle metal hight sleep + Memory remains ON HARD mairo - only timing information, no for lenown Stoft blockage - only inverter < le 50FT not fixed cht, timing a function known.

Soft plockage - only inverter < le 50FT not fixed cht, timing a function known.

Soft blockage - only inverter < le 60FT not fixed cht, timing a function known.

Soft blockage - only inverter < le 60FT not fixed cht, timing a function known.

Soft blockage - only inverter < le 60FT not fixed cht, timing a function known.

Soft blockage - only inverter < le 60FT not fixed cht, timing a function known.

Soft blockage - only inverter < le 60FT not fixed cht, timing a function known.

Soft blockage - only inverter < le 60FT not fixed cht, timing a function known. a fixed wruit Soft blockage-only inverter a briff 010 - buffering, gate sieging. clk bruff - better drive usength Guard ring -> reduce latch up problem better timing GLVT wed, HVT not perfford Reduce dynamic power- reduce voltage surting, reduce load capacitonie r>1 high skew > ON time wire model of transitor, resitors a dioder. βp/βp=r r=1 imskew > OFF time PMOS - K > 28/k + ... = R Sizing NMOS - K -> P/K + ... = R Pseudo NMOS - PMOS signill up Domino corauit only non-ciwerting Logical Effort NAND (1-2)/3 DRAM - wecharge NOR (2h+1)/3 GRAM fabricated with cmos 65-memory cell field realize Chenord scali court V scalars Flash memory hot carrier - ingrove performace - channel length - ingrove nower deneity - oxide thickness PMOS V2 - ve NMOS V2 + ve - aureau learbage - dopping thermalian + improve qued 2 solialitity

Template class, RTTI Vector 1 Ourane

auto - stack - garbage value

register-cru reg - garbage value

? - exit statu

\$ -last value

-s not inclesed Set hed - immutable, order () Typle

33 Dictionary

Bystem Archetetuse ouni, muli, ff broadcast USB. NRET - PAMY PID-8bit, ADD D-1.5ks to vac MAC-48 list low speed high expeed D+1.5kg to vec 30287- FPU 3 others CISC differental dignaling Obugan dealar-2 instruction per clock 802.11 Wife. 15 Ble Branching, Jane Policy differitial eignalis NRZ-I z-19 Extenent ae - 10 G VLIW-Very large instructi word ba - 40 G/10 PAM-4 DRAM. yoscharge, sefresh es/CSMA/CD SRAM- fabricated along with cmos-68 CXL I SLI-NUDEA LING DIL - Delay Latch loon MMCM, Mixed mode elle merger. PMCD. Phase matched clock shirider PCI-C vollagor Conjust express link 6.0 -> PAM 4 3.3 V by Pulse dominatede modulation DCM ILA, QoS → Virtual Channels x 1-0 PAMB GOOR 7 + Traji Elass. PAM4 500 MBHS PCIE 6 e 110 -> 2.5 GT/s 250MB/s GOOR 6 400 G 7 ba