

→ Reference, for data types (standards)

Selection

→ ML → matrix multiplication use. (to document) Report

→ Block diag. (paper)

→ Different Multiplier, Adder (design, speed, area, power compar.)

→ Research paper

Selection

→ Parameter (IP) (1)


→ i/o Through GPIO

to write to block RAM,

compare block RAM, extract from BRAM

→ Limitation of matrix dimension to data type
bottleneck.

Is Report






$$\begin{bmatrix} 0 & \dots & 0 \end{bmatrix} \begin{bmatrix} 0 & \dots & 0 \end{bmatrix}$$


$a \times x \quad x \times b$

Mul, Addition,

Param



Network
→ Conn
→ Node.



⇒ Embedded Design

⇒ RTL, DV, Analog Design

⇒ DFT

⇒ pre/post silicon validation

⇒ STA,

⇒ SV, UVM

'The' pointer to handle
of class

§


Skype chat.

1. Generate BRAM input, expected output

2. Calculate / compute & compare

3. Get output compare match or not

2x2	2x2
0x 0 = 3	A
0x 1 = 4	
0x 2 = 6	
0x 3 = 7	
0x 4 = 9	B
5 =	
6 =	
7	
8	C
9	
10	
11	



(Expected Y ==)

match $\leftarrow 1'b1;$

done \leftarrow

next

3x3	3x3
0	A
1	
2	
3	
4	
5	
6	
7	
8	

$$\begin{bmatrix} a_{11} & a_{12} \\ a_{21} & a_{22} \end{bmatrix}_{2 \times 2} \begin{bmatrix} b_{11} & b_{12} \\ b_{21} & b_{22} \end{bmatrix}_{2 \times 2} = \begin{bmatrix} y_{11} & y_{12} \\ y_{21} & y_{22} \end{bmatrix}_{2 \times 2}$$

Normal matrix multiplication

3x3 →

Multiplication

Addition

27

18




45

n^3

$(n-1)n^2$

$a + (n-1)d$

$1 + 3n - 3$



Strassen's array

3x3 →

7

7

14

$3n-2$

$3n-2$

$6n-4$

min
or