

19-11-2024

## System Verilog

- Ashlesha Gokhale

Introduction, history, overview.

↓  
Property Specific Language  
Super log → a standard  
→ 1800 - 2023 latest.

### Key Features:

Design

Verification

Data type

Object oriented

Property Specification

- Module, interface, hierarchy.
- program, constraint, coverage
- logic, bit, enum, struct...
- class, semaphore...
- Assertion

Prepared

Active

Inactive

NBA

Observed

Reactive

Postponed

### Declaration spaces

- Module, Program, Interface,

+  
continuous  
procedural  
generics  
specify

initial  
data declaration  
subroutine definition  
interface end  
process (initial not reconed)  
mod ports → to give direction to signal enable interface.  
blocking block

↓  
Simulation S  
→ change level

Active  
Reactive region ✓

clocking →  
end clocking.

Tx Rx  
x, z propagation  
check.

Simulation should execute in  
Reactive region

## Checker

provide

- to validate assertions to validate design.

## Package

- sharing parameter, data, task, function, sequence, checkers
- not implicit continuous assignment
- process not allowed directly

## Configuration(VHDL)

- to bind different source to particular instance of design

```

config cfg1;
  design rtlLib.top;
  default liblist rtlLib;
  instance top as liblist gateLib;
endconfig

```

» vlog - work rtlLib - sverilog ./rtlLib/\*.sv

» vlog - work gateLib - sverilog ./gateLib/\*.sv

» vcs -full64 -top top -lib rtlLib -lib gateLib

## Package

## Program

## Interface

## Modport

## Process

## Blocking

## Checker

## Data Types

1 State data types → integer, logic, reg, time } → 2bit

2 State data types → bit, byte, int, short int, long int  
 ↓  
 non-synthesizable      1bit      8bit      32bit      16bit      64bit

→ String a = "..."

String b = {"...", a} → concatenation

{16{"0"} } → replication

a[3] → indexing.

.len()	atoi
.putc(i, c)	ato hex
.getc(i)	ato oct
.to_upper()	ato bin
.to_lower()	ato real
.compare()	void fn
.icompare()	ito a => substr(i);
.substr(i, j)	ito a : odto a : redto a :

i<sup>th</sup> to j<sup>th</sup> position

→ event [ ] have transient triggered state that lasts for duration of step.  
 ↓  
 operator

event done, blst;

event done too = done;

task trigger (event ev);

→ ev;

endtask

fork

@done too;

#, trigger(done);

// wait for done through done too

// trigger done through task trigger.

join

fork

→ blst;

wait (blst. triggered);

join

every event have

- userdefined type : type-def.      `typedef`      ↗ as vector multiple  
↗ to change datatype
- enum →
  - first - first element
  - last - last element.
  - name - name of element
  - next - next element      ↗ wrap around
  - previous - previous element
  - num - number of elements
- type
 

```
var type c;
c = type A.bu;
```

  - Type casting.      `int'(r*3.14);`
  - size casting      `16'(a+5);`      → to make intended truncation.
  - sign casting      `signed'(a);`

`$cast` → as a task (or) function

## Operators

- `>>>` → rotate, arithmetic shift.
- `==?`      → wild card → `x,z (or) don't care`  
`!=?`      at matching.

```
inside. → if (data inside {[0:255]})  

          if (data inside {3'b1?1})  

          if (data inside {myarray})
```

21-11-2024

## Aggregate Data Types

- multi dimensional array.
- structure
  - ↳ anonymous  $\Rightarrow$  two anonymous structures with identical data types inside
  - ↳ named.
    - ↳ packed
    - ↳ unpacked (default)

↳ all fields are allotted consecutively.

- union
  - ↳ packed (only some size either vector or scalar)
  - ↳ unpacked (smaller  $\rightarrow$  only lower bits are used)
  - ↳ tagged, nested with
    - ↳ named

- array - packed, unpacked

$\Rightarrow \{ \text{default: } 8'h00 \};$  // All values initialized to 0 allocated consecutively

$\Rightarrow A[x:c], A=+3$

↳ const

↳ left side of multi-dimensional array moves fast

dynamic (non-synthesizable)  $\Rightarrow$  depth FIFO corner case

↳ associative array  $\Rightarrow$  content addressable memory (CAM)

$\{ \text{key : value} \}$  - memory allocated only when element is initialized

int carname[8'long];

$\lceil \rceil;$   $\rightarrow$  also permitted.

↳ real, array, class object (not allowed)

- queue - <types <names> [\$];

non-front, pop-back, push-front, push-back  
 $\{ 6, 7 \}$        $\{ 7, 6 \}$

\$ last element.

Array methods → find, find-first, min, max, unique [Manipulation]  
reverse, sort, reduce, shuffle + "with" [Ordering methods]

c. sort with (item.red);

sum, product, add, or, error [reduction method]

22-11-2024

## Procedural Block

- initial
- final
- 
- always
- always-comb → @\* sometime misses corner case
- always-latch
- always-if

## Decision statement

- if else
- case, casex, casez
- unique, unique# & priority ??? → gives warning on per:

## Loops

- for, for-each
  - `for(int i=0; i<N; i++)` ↳ not allowed variables ← multiple variable allowed declare, inc
- break ... continue
- fork join
  - join-none
  - join-any
- disable fork, wait fork




J


## Stack & functions

- automatic  $\rightarrow$  opp. static (default)  $\rightarrow$  some memory used again & again  $\rightarrow$  functions made that are automatic by default.
- function  $\rightarrow$  input, output  $\rightarrow$  not in memory  $\rightarrow$  void  $\rightarrow$  fn C or C++ op =  $\rightarrow$
- \*\* • argument as input by (default)
- default arguments defined

28/11/2024

State machine for AHP address, data conflict





(IDLE)  $A_x D_x \rightarrow \text{Ready} \Leftarrow \text{SEQ} \mid \text{NONSEQ}$

|

|

IDLE | Busy

$A_0 D_x$

IDLE

$A_0 D_x \rightarrow \text{Ready} \Leftarrow \text{SEQ} \mid \text{NONSEQ}$

| not Ready

|

IDLE | Busy

$A_1 D_0$

$A_0 D_x$

~~$A_0 D_x \ A_x D_0$~~   $A_x D_0$  (non seq)

$A_1 D_0 \rightarrow \text{Ready} \Leftarrow \text{SEQ} \mid \text{NONSEQ}$

( $A_0 D_0 \Rightarrow \text{data write}$ )

memm[A<sub>0</sub>] <= D<sub>0</sub>;

| not ready

|

IDLE | Busy

$A_0 D_1 \ (A_2 D_1)$

$A_1 D_0$

~~APPEND~~  $A_x D_0$  non.

$A_0 D_1 \rightarrow \text{Ready} \Leftarrow \text{SEQ} \mid \text{NONSEQ}$

memm[A<sub>1</sub>] <= D<sub>1</sub>;

| not ready

|

IDLE

$A_1 D_0$

$A_0 D_1$

~~TOP~~  $A_x D_0$

$A_x D_1 \rightarrow \text{Ready} \Leftarrow \text{SEQ} \mid \text{NONSEQ}$

| not Ready.

|

IDLE

$A_1 D_0$

$A_x D_1$

$A_x D_0$

$A_x D_0 \rightarrow \text{Ready} \Leftarrow \text{SEQ} \mid \text{NONSEQ}$

| not Ready

IDLE

$A_x D_0$

~~TOP~~  $A_x D_0$

(IDLE)  $A_x D_x \rightarrow \text{Ready} \Leftarrow \text{SEQ} \mid \text{NON seq}$

|

IDLE

$A_o D_x$

IDLE

$A_o D_x \rightarrow \text{Ready} \Leftarrow \text{SEQ} \mid \text{NON seq}$

| not Ready

|

~~IDLE~~ IDLE

$A, D_o$

$A_o D_x$

$A_x A_x D_o$

$A, D_o \rightarrow \text{Ready} \Leftarrow \text{SEQ} \mid \text{NON seq}$

| not ready

|

IDLE

$A_o D_o$

$A, D_o$

$A_x D_o$

$A_o D_i \rightarrow \text{Ready} \Leftarrow \text{SEQ} \mid \text{NON seq}$

| not ready

|

IDLE

$A, D_o$

$A_o D_i$

$A_x D_o$

$A_x D_i \rightarrow \text{Ready} \Leftarrow \text{SEQ} \mid \text{NON seq}$

| not ready

|

IDLE

$A_o D_x$

$A_x D_i$

$A_x D_x (\text{IDLE})$

$A_x D_o \rightarrow \text{Ready} \Leftarrow \text{SEQ} \mid \text{NON seq}$

| not ready

|

IDLE


$A_o D_x$

$A_x D_o$

$A_x D_x (\text{IDLE})$

25-11-2024

Verification ↗ functional  
↗ timing  
power.



Bug can occur due to

- mix interpreted specification
- misunderstanding of design
- incorrect specifications
- missed scenarios
- assumption - (most cause for buggy code)

Cost of bug at different phase of verification

- unit level verification
- subsystem level verification
- system level verification.
- Validation. \$
- Application \$
- Customer. \$\$\$

Types of bugs

Specification Bug

Performance bug

Interface bug

## Parts of testBench

generator, driver, monitor, checker.

## Testing Bug

activate  $\rightarrow$  propagate  $\rightarrow$  detect

as bug would be deep within

## Essential work in testcase


Configuration, scenario generation, some checking function

## Task Based testbench

- Task reset                    (no input required)
- Task init input              i/p (long, short,脉冲)
- Task gen-rcvd-ok-pulse    i/p (expected pulse width)
- Task check-count            i/p (expected count)
- Task check-int              i/p (expected val)

AHB  
Feet easier  
Driving data & address

Component based testbench.  
Driver, generator, monitor, scoreboard.  
predictor



## Types of verification.

$\rightarrow$  Formal verification

$\hookrightarrow$  Mathematical model of DUT  
compared according.

- model checking
- equivalence checking

$\rightarrow$  Functional verification.

26-11-2024


## Object oriented programming.

- objects are non-synthesizable.
- instantiate object only inside program... end program
- new (  $\curvearrowleft$  arg ) [constructor]
  - $p1 = p2 \leftarrow$  change ref name [new address space not allotted]
  - $p1 = \underline{\text{new } p2} \leftarrow$  new  $p1$  created with  $p2$  value copied.  
↳ shallow copy (objects within are not copied)

### Subclasses (derived class)

- extends
- super. new (a);
- this.i = i;

### Data Encapsulation



### Polymorphism

- virtual → in base class for overridden.
- calc (num) calc (num, num) → overloading
- no method overloading based on different return type

To. try in lab  
both

### Abstract Class

- virtual → object cannot be instantiated, serve as blueprint for derived class template

↓  
 abstract class driver —————→ master extends driver.  
 (in (extension) drive)

pure virtual method ← inside abstract class to be overridden.

### Static function

Static

Scope resolution operator.

::

→ automatic by default

→ deep copy

→ in lab

Memory management in System Verilog - automatically done,

Automatic memory management

× multithreading, reentrant environment create problem

### Virtual interface

The object cannot be accessed from design & vice versa, virtual interface is used to do so

29/11/2024

Randomization (class) only class can be randomized.  
random <variable declaration>  
→ current frame.randomize();  
scalar, integer, reg, enum  
bit array

random[c]  
↳ cyclic random (constraint cannot be applied to it)

### Constraint

→ range, should not take, arithmetic  
 $< > = \Leftrightarrow +, -, ., !$

constraint c1 {noofpacket inside[5...10]}

### Simplification constraint

→ bidirectional

{rom address inside [0:2000] → ram address inside [2001:4000]}

↓

if (rom address inside [0:2000])

rom address inside [2001:4000]

## Distribution constraint

dist  $\{100 := 1, 200 := 2, 300 := 5\}$  weighted ratio  
 $100, 200, 300$   
 $1, 2, 5$

## Generation order

Solve (dist) before (dimen);  
 <dist>      <nest>

## Inline constraint

varname.randomize with(expr)

(eg)  
 packet.randomize() with  $\{ \text{size} == (\text{fifo\_length} - \text{fifo\_wr\_ptr}) \}$

automatically  
 pre-randomize() method change based on variable  
 called      post-randomize() generate field based on variable.

obj.randomize();  $\Rightarrow$  return True (or) False

## Constraint mode


constraint.constraint\_mode(1); //enable  
 (0); //disable.

## Random stability

Random Number generator  $\rightarrow$  follow thread(s), used for reproducibility,  
 reproducibility.

\* Operator overloading removed in 1800-2017


28-11-2024



Constraint  
assertion

29-11-2024

mailbox, semaphore  
transactions, event  
SV-Seed  
new()  
put(msg)  
tryPut(msg)  
peek (ref.var)  
tryPeek (ref.var)  
get() -> get one remove one




int8  
int16  
int32  
IEEE 754 SP


$$A_i = \begin{pmatrix} a_{00} & a_{01} \\ a_{10} & a_{11} \end{pmatrix}, B_i = \begin{pmatrix} b_{00} & b_{01} \\ b_{10} & b_{11} \end{pmatrix}$$

$$A_i \times B_i = \begin{pmatrix} a_{00} * b_{00} + a_{01} * b_{10} & a_{00} * b_{01} + a_{01} * b_{11} \\ a_{10} * b_{00} + a_{11} * b_{10} & a_{10} * b_{01} + a_{11} * b_{11} \end{pmatrix}$$

$$M \xrightarrow{3} A \xrightarrow{4}$$



30-11-2024



Single once → component

multiple → transactional class

### Types of testbench

→ reference model (same as DUT)

• Software simulated model (softwarified logic)

• Synthesizable testbench model

09-12-2024

## Assertions

### stratified scheduler.

- discrete event execution model.
- connected threads of execution (or) processes.
- process  $\begin{cases} \text{can be evaluated} \\ \text{can have state} \end{cases}$  responds to input & produce output
- process are concurrently scheduled.
- change in state of net (or) variable  $\rightarrow$  update event
- process are sensitive to update
- process that are sensitive to that update ~~in only~~ are considered
- process that are sensitive to that update ~~in only~~ are considered
- evaluation event  $\rightarrow$  evaluation of process.
- simulation time  $\rightarrow$  time managed by simulator to model

### actual time

- delta time  $\rightarrow$  single time slot is divided into multiple regions
- $\rightarrow$  to have clear prediction of events.
- $\rightarrow$  for particular type executed in order.

### Time slot regions.

Preprod, Pre-active, Active, Inactive, Pre-NBA, NBA  
Post-NBA, Pre-observed, Observed, Post-observed, Reactive, Re-active  
Pre-reNBA, ReNBA, PostReNBA, Pre-pending, Postpend.

- Active - module
- Reactive - feedback
- Obsrvd. - assertion

- Sampling of signals before time elapse.
- Module evaluation & assignment - active region
- Module NBA (non-blocking assignment) - NBA region
- Assertion & checker - observed region
- Testbench encapsulated in program - reactive region
- Final observation & monitor - postional region.

### Assertions

→ used in timing checks,

#### Immediate assertion

- executed at the time they are encountered.

- used for simple, one time checks.

assert (a>b) else \$error("msg to display");

#### Concurrent assertions

- monitor over time

- used for checking sequences or temporal properties.

property check state;

@(posedge clk) a1->##[1:3]b;

end property

assert property (check\_state) else \$error("msg to display");

## Assertion directive layer

- property asserted (ie evaluated & checked if true)
  - assert property (check=true) else error ("msg to display");

## Property specification layer

```
property <name>
  <sequence>
    endproperty
```

## Sequence layer

- directly specified in a property

```
sequence <start>
```

$a \rightarrow \# [1:3] b \Rightarrow$  Boolean or temporal expression or both.

```
endsequence
```

## Operator used

$\#\#$	$\rightarrow$ Delay operator $\#\#[integer]$
$[^N]$	$\rightarrow$ Repetition of event $a \#\#_4 c[^3] \rightarrow$ true for 3 consecutive * after 4
$[>N]$	$\rightarrow$ solo operator $\xrightarrow{\text{non-consecutive}}$
within	$\rightarrow$ sequence within other.
$\rightarrow$	$\rightarrow$ Immediate implication
$\rightarrow$	$\rightarrow$ Overlapping implication (concurrently or after antecedent)
$\rightarrow$	$\rightarrow$ Non overlapping implication (strictly after antecedent)

## Sample value functions

\$sample - active region value

\$rose - posedge

\$fell - negedge

\$stable - no edge

\$changed - change(edge)

\$past - returns past value (ie) before N cycles  
(var, N)

## Multiclock assertions

@(posedge clk0) sig0 ##1 @!(posedge clk1) sig1

## Block resolution

- no explicit clocking event allowed
- multi-clocked sequence & properties are not allowed.
- instance should be singly clocked & clocking identical or clocking block
- inferred clk from procedural block supersedes default clocking
- explicitly specified clk supersedes the default.

03-12-2024

## Functional coverage

- interesting scenarios, corner cases & other applicable design cond.

## Covergroup construct

- set of coverage points
- cross coverage between cover points
- event that synchronizes sampling coverage points.
- coverage options
- optional formal arguments.

covergroup cov1 @m\_x; // event sampled at change in m\_x

coverpoint m\_x;

coverpoint my;

endcovergroup

coverpoint HREADY {

bit ready = {1'b1};

bit not-ready = {1'b0};

}

bit → explicitly defined by user or automatically created by SystemVerilog.

User can define bins for coverpoints with

appropriate names & ranges.

→ bit [3:0] p1;

coverpoint p1 {

bin b1 = {1,[2:5],[6:10]};

bin b2 = {[1:10],15};


}

(21)

Wildcard line wildcard bin g 12-15[ ] =  $\{4'b11??\}$ ; wild card entry  
 ↓  
 each value is bin (ie) 4 bin here

Ignore line ignore-bin ignore-1 =  $\{4'b1111\}$ ;

Illegal line illegal-bin illegal-1 =  $\{4'b0000, 4'b1011\}$ ;



Cross coverage

between two or more coverage points

- cross coverage only include coverpoints
- expressions cannot be used directly
- coverpoints must be explicitly defined

→ bins are created implicitly  
created as a number of bins as multiple.

class cross cover;

bit [3:0] a,b,c;  
covergroup cov2 @ (posedge clk);

BC: coverpoint b+c

axb: cross a, BC;

endgroup

endclass

Transition coverage

from-list - specify one or more set of ordered integral value transition of coverage points.

transition bin of real number not allowed

- single integral value transition

value 1  $\Rightarrow$  value 2

- sequence of transitions

value 1  $\Rightarrow$  value 2  $\Rightarrow$  value 3  $\Rightarrow$  value 4

class promotion\_coverage

bit [4:1] va;

covergroup cg @(posedge clk)

coverpoint va {

bin sa = (4  $\Rightarrow$  5  $\Rightarrow$  6), ([7:9], 10  $\Rightarrow$  11, 12);

bin sb[] = (4 ... ... ... );

bin sc = (12  $\Rightarrow$  3 [ $\Rightarrow$  1]);

$\overline{(\Rightarrow)}$   $\rightarrow$  goto operator (ie 3 lines 1  $\Rightarrow$  1, 1, 1)

bin allother: default sequence; }

endgroup

endclass

### Coverage options

- name (string)
- weight (number) // importance
- goal (number) // number of hits
- at-least
- auto-bin-max
- per-instance
- detect-overlay.

coverageup g1 (int w) @grossedge clk;

option.per-instance = 1;

a : coverpoint a.var { option.auto.en.max = 128 };

b : coverpoint b.var { option.weight = w; }

c1 : cross a.var, b.var;

a, b

endgroup.

### Command line arguments

\$ valueplusarg (value", value) → return 1 if error.

~ vsim work.tb +value=54

04-12-2024

Randomization using static variable-

With one master - two slave.

mux to get rdata  
decoder for address.

### Code coverage

- to identified exercised & not exercised part of code.

- gives quantitative measurement of verification process.

### Why required?

→ white box testing

- to find node escaped from testing.

- analyze design aspects covered or not

- levels → unit, module, subsystem level
- \* coverage goal achieved → end of verification
- not substitute for verification (helps finding defects, functional defects → indirectly)

Explained with example code ← 3 different encodings  
 $1\text{b}' \Rightarrow 5\text{b}$  (Custom)  
 Testcase according.

### Terms

- Instrumentation
- Analysis
- Report
- quanta
- vlog -cover <cover switch> <file-name>
- vsim -coverage <modulename>
- coverage report -file <file-name> -instance <instance-name>
- always, if, ...
- Statement coverage
- Expression coverage
- Condition coverage
- FSM coverage
- Branch coverage
- Toggle coverage
- s → state  
→ e → transition  
→ f → path / sequence (start → end)
- t, x → extended
- Un-reachable code  
→ not exercised on module level [limitation]
- Dead code  
→ else not exercised

## Code coverage filters

mark lines as ignore

//pragma coverage pragmas = off

//pragma coverage pragmas = on

1. Declaration spaces
2. Data types, operators
3. Procedural Block
4. Decision statements, loops
5. Verification, bug, cost of bug, types of bug, finding bug.
6. Task based testbench, component based testbench
7. Object oriented programming. (polymorphism, encapsulation, inheritance)
8. Randomization & constraints
9. Assertions
10. Coverage (Functional coverage & code coverage)