

CMOS Lab





delay analyin.

.tran 0.01n 200 n ~ 10%. of 1.8

rise-lime TRIG V(4.ord) VAL = 0.18 brom . meas

+ RISE =1 TARG V(Y.out) VAL=1.62 RISE=1

fall time

1.62

tphl ain 0.9

y-out 0.9

tehl ain 0.9

1.62.

noice analysis.

power analysis tran 0.02 you (add capacidos load) measure tran currenister Vold & Branch from : 2000 - la = E4000

> 6 Integrating word from 2000 to 400A P=Statt

> VTC, Noise analysis, oblay analysis, power consemption

> Sprice possistonic.

N mos

VI characteritic.

Vol.

Tos 1

Vols

Plot - Vols # bronch

dc Vols 013.1m Vgs 0 2.5

Stick Diagrom

Layout

Magic Netliet (spice), ...)

NG spice netliet

Wave John.

Schematic nelliet ng spice command. wave form

durny < > name.