-Parikelit

othernet 1666.502.3

Nedwork switching & Packet Switching - information tromemited in packet.

Jeselendad elar, fat tree/ clos, Flyner culu Judirent network Lopologies. Lip much, Torus. Lipmaker Torus.

Bondwith vi Through put of ack enoi correction

actual data rate

(usefull)

->10Mbs -> 1 bit lack

10M/5

Rrice / performance (10/100/14)

Rrice / performance

Subsonesability

Scalility.

15000

1024

PAM-4 signaling.

Network layers

P

Seytwen

Seytwen

N

Seytwen

P

TCP/AIP

TCP/AIP

TCP/AIP

TCP/AIP

TOP/AIP

TOP/A

0 - unicent. 1 -> multicale ff: ff: -> broad cent

MAC

CDACZ

00:A2:22: xxxxx

Hub or switch

Ethernet Frame

> switching frequency & voltage of operation.

10 Base T +2.5 V - -2.5 V 100 BoueTx +1V - -1V

esmajeo_

Ted -> flow control Curry acknoloolse)

Alot lime $\frac{512 \text{ bits, limes.}}{2^8} \rightarrow \left[\begin{array}{c} \text{10 overist to a foc collision} \\ \end{array}\right]$

512 bits = 64 bytes (B)

51.245

burst time | 1500 bytes | -> mass can be ioo giga → 448 byth at probling slot time | 512 lyta) -> min seq Full-duplex -> CDSMA(co - no longer rellavent (separate declicated lines used) -> flow control needs to be implemention. select 46-56 marries > pau flour control, creetic flow contra R5 45, SFP, ... Ethernet commedor. > Mancheto Evoling (10Mbps) [] T 46 > 56 (100 Mbps) 8b > 10b (16bps). Running disparity. 646 >666 (10 Gbps) Auto-negotiating I date clk memory purming Bontrol regiter. GDMA to map physical addrey, rouler. Switch struhelecture virtual addreu. La arbeiter -> Store & forward

+ cut blough.

12-11-2024.

Programable Logic Devica - FPGA	e e e e e e e e e e e e e e e e e e e
PROM, PAL \$10 Bull -> Coursent amplifier	
PLA unity gair amphifier.	
12-11-2024	
1) Finitionality can be implemented in FNAND (01) NOR gates ROM to model	
40 pr -> 2 h0 0/r	
40 \hat{y}_p , $\longrightarrow 56$ [Implemented in xilano CPLD]	
- 4 yp LUT => Lauaded to get seg ip	
- Failer FPGA send to slower than fathers CPLD for small design	a week
1 - 5060	
- Interconnects in FPGA -Route through logic [implemended by tool]	
FPGA wendon & Aimel >	
Virtex-II, Pro, Prox & Straketown.	
Visitex 4	-> Ground boume
TOB -> Ough ender, responsed HP-7 High responsed HD HP-> High responsed HD HP-> High range tricket Buff	
> protection circuit, weak keeper (multi-bru access)	IP Block tax i/p > di
13-11-2024 Tx to be wood Jos	R x

Defferential buffer -> indomination to be placed IDB IDB

(1) -> Same bank

(2) -> Slotjecent pine (to have high CMRR)

Eurrent Source +

Suternal termination

Region

High Speed PGB Deagn FlameRtereb Neleo, Roser - indeed of Fiber Revje

Katol, FF, DDR. → in o/psible

ISERDE 53 -> BU sen (to begin transmion.)

Configurable Logic Block

SITCE, SLICEM + Memory (Ship regule)

- · LUT
- · Flin Ilon
- · Arithmatic & carry clow
- · Mulliplexen.

-> Relationally Placed Macro

> Morris Manno > Lathel design

hatch > to be inetamiated not by synth took only.

14-11-2024

Block RAM, clocking, DSP, inverconnect.

Metacatalility in -> Flip flop -> Grater -> Transictor -> Catoff Saituration

Innestial delay a Transport delay.

min time for the gale that signal need to be stable.

36 lit → 1K 32 bit +4 lit for parity.

I one for I byte

> Tool ean infer a Block RAM,

P-block constrain placement

4. Recommended to use decired movero

[phoblem with to so design needs to be changed]


512×144 FIFO → OSP - Digital Obignal Processing. R Scaling a addition →

< resoure internivo

(comparator) used ineted

MMEM & Blocking

DLL -> Delay Locked loop



PIL V recreate Ah OLL compensete clk (de-skew)

1

DC M >

I Synthein from elk

PMCD →

(Placemetod alk divder)

mmcm

Convid match clk mater

POST -> at lower elle if ox rest need of be high frequent deughe.

(2) -> Shurtched to higher elle for design.



ACIDO surteling characterities. - frequency range

. PLI reseales ell => remover gitter filter.

Routing Matrix

-> Switching element, delay => Not known to synthesis tool.

Configuration

FLASH, JTAG (Grafte (marke) Islave Debrigging, Readback (Chin scope)

->ILA core

Xilvoi

CLB

Slice

ALM

TOB

TOE

Tailory programmed FPGA

Xitor Early speshath >> ? certain parter not tested Aller- Hard eoply -)

→ Structured ASIC pre-jabricated, layer fixed to fix finitionality.