

CMOS Lab

→ ngspice, gaw ^{→ manual}

.tf → frequ region.

Voltage source start with V

.tran

.dc

.op

MOSFET

V_{DS} I_D → transfer characteristics. (GAW, ngspice)


↳ setplot, display.

Inverter


W/L

t_r, t_f t_s, t_n

NAND




NOR




→ magic script

Inverter.



$A(B+C) + DE$



delay analysis.

.tran 0.01n 200n

→ 10% of 1.8

.meas from rise_time TRIG V(y.out) VAL=0.18

+RISE =1 TARG V(y.out) VAL=1.62 RISE=1


fall time 1.62 → 0.18

tphl a in 0.9 y-out 0.9

tchl a in 0.9 1.62.

noise analysis.

$$\text{gain} = \frac{\text{abs}(\text{deriv}(\text{vout}))}{\text{given change condition}} \times \frac{1.8}{\text{scaling factor}}$$



power analysis .tran 0.01n 40n (add capacitor load)
measure tran current ^{integ} Vld & Branch from=20nA to=40nA



↳ Integrating current from 20nA to 40nA

$$P = \int_{20n}^{40n} V dI$$

→ gaw →
 → VTC, Noise analysis, delay analysis, power consumption

→ Spice psuichon

→ NMOS,



plot - $V_{ds} \neq$ branch ✓

dc Vds 0.13 .1m Vgs 0 2.5

Stick Diagram

Layout

Magic Netlist (spice), ...)

NG spice netlist

wave form.

Schematic

netlist

ng spice command.

wave form

• ngspice manual, presentation

• magic script [NAND, NOR,

↓

↳ spice ↔ test bench

[ENV]
 ↳ custom script
 local script

modular in magic ←

• execute all

↳ • test vector.

dump < > name.

erase label-