Bydem Arthetecture

Ashiel Kuerelkar

- . IBM > PC . gren archieletur
- x86 > 8086

-> bit social = only one bitata time.

-> cose monory

-> telle type (bejor sacres digray)

cp/m -> control process mondor

-> 8086 VS 8088 8 Bis resystemat. -> now other way | 1 memory coully

-> floating point orillmatic co-procressor. 8087

IEEE 756 mantisa & esquored Gacuray

15-10-2024 PCATXE

CPU - interface in data

3284 - ak

8259 - interest

8288 - bus controlls.

7425 . clearly

8237 - DMA

80486 ISA (parallel)

80386 > JA-32

teles

2 interupt controller but decichained so sper reciveronly one morgel

Sector of hard dick + 512 byth Ip data to (RAM) -> DMA -> hold -> CPU

Memora

8255 -> additional i/o

8253 -> Timer for delay conth

00F -> 3FF 1/0 mappines

Memory mapping

FFFF - ROM BIOS

FFFF0h ->8086 -> Blocks of 64k -> PIC 0000 h

PC changet

AGP (O) PCI.E

16-10-2074

PC-nasameter.

featurer segmented memory (paging 64h) 8086/88 20 lane x16 with interal reg.

80286 -16 bu

break, protested made > multiuser configuration

30386 - 32bh

pasins burnt read/write

Supercolor, Branch precliction

Processor Suigh

MP - Indruction set processof -> (ISA) -> Dynamic etatic interface CISC , VLIW , RISC

17-10-2024 GSC Thebruction execution >

sociable instruction length is widely different execution times. I would be used

CPN deuzh simplyidepu, hard wired, (not micro coded)

LOAD, STORE -> not discly manuplated in menons only from registers. Superscalor 23 multiple exention unit.

1> Eente xycle

Instruction level paraelel processor pipelining, superscalar, VLIW -> Pentium Pro with Rise work sluper scalar processing " Treat policy { Register renamins. (Data dependicien) Speculative excution, Parallel Execution, Granch prediction. 21-10-2024 ROB -alequencial considercy model RAW, WAW weak strong Bontol tromper instruction Bromeh -> breaker pipeline Micro-archetecture

20 pipeline

-nellowet

-7102a

core 2,

14 nm 2015

VIIW processor. AMD64

Pentium II, Pentium III, Pentim IV


Memory Arthur use of minory -> Terryrosary storage > Break the problem in time domain. ROM -EEPROM ald e injection Structure of SRAM SRAM array Read, while liming diagram. Ado of Eync RAM ora orgne RAM Buret addir vo ADS L Y AREG

> Pipelised Sutput.
- one lle delay
- Malle 0/9

Quad DR -> in network surth -> 4 world of clata per clock.

-> High bardwith. -> in GPU

DRAM



26-1020211

Ecomemory > Erosson correction [ability to worset along with obsertion]

Rombru > [princitary tech used for high bound wiell application

SRAM working. > state sent in highlify pracked packets

Learnmand mode.

168 pin 64 (non) Ecc 72 Ecc

· DDR-2 -> change in prefecth

Cache

Don Sholerion (horowar) Jan Axelian (seftwar)

USB

-> No IEEE standard, but org. industrial standary.

- Host a controcter (device poldray)

· Hub => to multiply not.

endpoint > starting with o [all are unidirectional except (evolpoint o)]

12 soutrol/ status PORT

parket Sanchake [5] proper

0 -8 8 8 A F

CRC

enumberation. -> them ordderen (unique) given

pière -> to earry out communication on packets.

Stream Meriage

- default pière => end point 0; vsB system softwere (if present)

Transfer models

(noterobleke)

Generated by pooling

Transfer transfer, Georgian Intercept to Buch transfer Low

int

remarked

remarked

int

remarked

remarked

USB traffic -> divided ando fromme of 1mg

1m Start of freme
clerus 2 holyans

NRII enecdis. Bit stuffing => after Giones an Oh added.

Signe pallen 0×80

| clata always 2001 as DATA 0/
DATA 1

PAR , STALL _ error

PROR 18 lit time > no ach

CMOS to System

- · Integration of components => 30C
- o Analog & PHY layer Agral
- · Software functionality => hardwore simplementation -> Simprover performance.
- · Use of Journalation IP
- · Memory, FIFO, Salites.
- Digital, Analog OGATES
 - · Analog Design flow
 - · ASIC design flow RTL > GDS

KPI - Strea, freq, power, scurity

Formal Verification.

Avani Karghate

> Frontend

Buck erd -CAD look.

+Isomal venfication.

Leign verefication methods.

- . Formal verification -> math proof a algorithm
- · Simulation 1> Behaviosal -> Tuntorally

Is gate level >

- · Emulation Genimia orginal eilicon
 - · FPGA prototypting

Næd för förmal verefiration Intel pentium ous

Diff between formal a simulation

-rawerison in FIFO

-> cover

- Full proof

· undetrmiod

Codence tool

- coarder escomple.

overlap, non ovelap.

< controlert >1=> (comequent)

inplication operator.