

17.08.2024

Digital Electronics

HEX	Decimal	Octal	Binary
0	0	0	0
1	1	1	1
2	2	2	
3	3	3	
4	4	4	
5	5	5	
6	6	6	
7	7	7	
8	8		
9	9		
A			
B			
C			
D			
E			
F			

(eg)

Weighted code

BCD (Binary coded decimal) \rightarrow Each decimal digit represented by 4 digit binary number

Non-weighted code

X5-3, Gray code
(Excess 3)
- sequential code
- self-complementing code
 \rightarrow - cyclic code

• BCD

0 \rightarrow 9 [0000 \rightarrow 1001] weights 8421

• X5-3

Decimal \rightarrow BCD $\xrightarrow{+0011}$ X5-3

• Gray code

Binary EX-OR of next - next bit vice versa

K-map.

INDMBK

Adder, subtractor, BCD \rightarrow Excess-3, Parallel adder, Subtractor.

Encoder, decoder, mux

Latch, Flip flop

Combinational & sequential circuit

Register & counter

main \rightarrow ring design, verification
 \hookrightarrow

C-digital

9-10th

AND, OR, NOT \rightarrow

parity generation

Mux, Encoder,

$\rightarrow 2 \rightarrow 1, 4 \rightarrow 1$

\rightarrow Implement Boolean Function \rightarrow

- Sequential

Latch, Flip Flop $\rightarrow T, D$

\rightarrow edge triggering, level

$\rightarrow D$

Registers, shift registers, Counter

- Finite State machine model

More machine,

- Timing,

\rightarrow setup time, hold time (Metastability)

- Maximum operating 'f' of Flipflop

- Delay, propagation delay

\rightarrow gate delay, wire delay

propagation delay, line delay

Memory

SRAM, DRAM



Capacitors

↳ Transistors



- require, constant power
- faster than DRAM
- greater storage than DRAM
- use less power to perform
- low power consumption
- faster access speeds
- used in speed sensitive cache
- x less memory capacity
- x high manufacturing cost
- x complex design

• periodic refresh of power


main memory.

cache,

PMOS
poly-silicon
oxide




A	X
0	1
1	0



A	B	C
0	0	1
0	1	1
1	0	1
1	1	0



\Rightarrow NAND



A	B	C
0	0	1
0	1	0
1	0	0
1	1	0

\Rightarrow NOR

CMOS



A	X
0	1
1	0

Binary \rightarrow Decimal

$$00 \rightarrow 0$$

$$01 \rightarrow 1$$

$$10 \rightarrow 2$$

$$11 \rightarrow 3$$

$$1010 \rightarrow ?$$

$$(1 \times 2^3) + (0 \times 2^2) + (1 \times 2^1) + (0 \times 2^0)$$

$$8 + 2 = \boxed{10}$$

$$10010 \rightarrow ?$$

$$2^4 + 2 = \boxed{18}$$

$$11011 \rightarrow ?$$

$$2^4 + 2^3 + 2 + 1 = \boxed{27}$$

Decimal \rightarrow Binary

$$75 : 2$$

$$37 \text{ R } 1$$

$$37$$

$$18 \text{ R } 1$$

$$18$$

$$9 \text{ R } 0$$

$$9$$

$$4 \text{ R } 1$$

$$4$$

$$2 \text{ R } 0$$

$$2$$

$$1 \text{ R } 0$$

$$1$$

$$0 \text{ R } 1$$

$$\Rightarrow 1001011$$

Addition \rightarrow

00
<u>01</u>
01

01
<u>01</u>
10

01
<u>10</u>
11

Subtraction \rightarrow

01
<u>01</u>
00

11
<u>01</u>
10


10
<u>01</u>
01

$$2' = 1' + 1$$



$$-(\quad) = + (2's)$$

Sign magnitude form 0 - positive
 1 - negative

Multiplexer



S_1	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3



Encoder

$$2^n \rightarrow n$$

Octal \rightarrow Binary


Decimal \rightarrow BCD

4:2 Encoder

Y_3	Y_2	Y_1	Y_0	A_1	A_0
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1

$$A_1 = Y_3 + Y_2$$

$$A_0 = Y_2 + Y_1$$



8:3

$$A_2 = Y_7 + Y_6 + Y_5 + Y_4$$

$$A_1 = Y_7 + Y_6 + Y_3 + Y_2$$

$$A_0 = Y_7 + Y_5 + Y_3 + Y_1$$

Priority encoder

$Y_3 \rightarrow$ Highest priority


Y_3	Y_2	Y_1	Y_0	A_1	A_0	V
0	0	0	0	x	x	0
0	0	0	1	0	0	1
0	0	1	x	0	1	1
0	01	x	x	1	0	1
1	x	x	x	1	1	1

$$A_1 = Y_3 + Y_2$$

$$A_0 = Y_3 + Y_2' Y_1$$


Latches

SR Latch





S	R	Q	Q ⁻
0	0	Set	Set
0	1	0	1
1	0	1	0
1	1	0	0

D Latch




JK Latch




Flip Flop

S R Flipflop




S	R	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	x
1	1	1	x

J K Flip flop



J	K	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

D - Flip Flop



D	Q_n	Q_{n+1}
	x	D

Types of triggering

edge triggering \rightarrow

level triggering \rightarrow

Register, Shift register, counter

↳ SISO

SIPO

PIBO


PIPO

Bidirectional


Universal

Shift Register counter


SISO




SIPO




PISO (fed through MUX)



Bi-directional shift register




Ring Counter



CLK	Q ₁	Q ₂	Q ₃	Q ₄
0	1	0	0	1
1	1	1	0	0
2	0	1	1	0
3	0	0	1	1

Johnson Counter n-stage yields $2n$ state
 \bar{Q} of last stage feed back



CLK	Q ₁	Q ₂	Q ₃	Q ₄
0	0	0	0	1
1	0	0	0	0
2	1	0	0	0
3	1	1	0	0
4	1	1	1	0
5	1	1	1	1
6	0	1	1	1
7	0	0	1	1

21-06-2024

Block

- skew - time difference for a clock signal to arrive at two different registers
- delay - time taken by clock to reach sink from clk source
- glitch -
- jitter - fluctuations in the timing of clock edges
- hold time -
- metastability -

Control signal - CLK, Clr

Data signal -

$$m \times 10^{-3}$$

$$k \times 10^3$$

x

$$n \times 10^{-9}$$

$$f \times 10^{-15}$$

Timing

setup time - time duration that input must be stable

hold time - minimum time the input before triggering of clk
stable after triggering of clk

Max's of Flip Flop -

propagation delay,

gate delay - circuit component, signal processing.

wire delay - distance travelled, transmission medium
signal speed

I²C - 100 kbit/s - standard mode

400 kbit/s - fast mode

1 Mbit/s - fast mode plus

3.4 Mbit/s - high speed mode

Combinational circuit

K-map
Sum of products

$$Z = \sum P, Q, R (1, 3, 6, 7)$$

	BC	00	01	10	11
A	0	0	1	1	0
	1	0	0	1	1

Annotations:
 - A group of two 1s in the first row (BC=01, 10) is labeled $P'R$.
 - A group of two 1s in the second row (BC=10, 11) is labeled PQ .

$$Z = \sum A, B, C, D (0, 2, 5, 7, 8, 10, 13, 15)$$

	RS	00	01	10	11
PQ	00	1	0	0	1
	01	0	1	1	0
	10	0	1	1	0
	11	1			1

Annotations:
 - A group of four 1s in the middle (PQ=01, 10; RS=01, 10) is labeled BD .
 - A group of two 1s in the first row (RS=00, 11) is labeled $B'D'$.
 - A group of two 1s in the last row (RS=00, 11) is labeled $B'D'$.

Product of Sum

$$F P, Q, R (0, 3, 6, 7)$$

	BC	00	01	10	11
A	0	0	1	0	1
	1	1	1	0	0

Annotations:
 - A group of two 0s in the first row (BC=00, 10) is labeled $P'Q'R'$ ($P+Q+R$).
 - A group of two 0s in the second row (BC=10, 11) is labeled PQ ($P'+Q'$).
 - A group of two 0s in the second row (BC=00, 01) is labeled PR ($P'+R'$).



$$= (P'+Q')(P'+R')(P+Q+R)$$

Implement function $f(a,b,c,d) = \sum (0, 1, 5, 6, 7, 9, 10, 15)$

S: 1 MUX a, b, c as select line


a	b	c	d	f_2
0	0	0	0	1
0	0	0	1	1
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1

	\bar{d}	d	
D_0	①	①	1
D_1	2	3	0
D_2	4	⑤	d
D_3	⑥	⑦	1
D_4	8	⑨	d
D_5	⑩	11	\bar{d}
D_6	12	13	0
D_7	14	⑮	d




$$f(a, b, c, d) = \sum (0, 1, 5, 6, 7, 9, 10, 15)$$


	$\bar{c}\bar{d}$	$\bar{c}d$	$c\bar{d}$	cd	
d	D_0	D_1	D_2	D_3	
	0	1	2	3	$\rightarrow \bar{c}$
	4	5	6	7	$\rightarrow d+c$
	8	9	10	11	$\rightarrow c \oplus d$
	12	13	14	15	$\rightarrow dc$



Finite state machine → State transition diagram
 → State table
 → State equations



Deterministic Finite automata



Q - Set of all states

$\{A, B, C, D\}$

Σ - inputs

$\{0, 1\}$

q_0 - start state / initial state

A

F - set of all final states


$\{D\}$

δ - transition function from $Q \times \Sigma \Rightarrow Q$

	0	1
A	C	B
B	D	A
C	A	D
D	B	C


Moore state machine

- not depended on input
- o/p is the fn of present state only




Sequence detector


1001
overlapping



non-overlapping




Mealy state machine




Sequence detector

1001
overlapping



non-overlapping



Maximum operating 'f' of flipflop.

f_{max}

MIPS Architecture

8 bit program counter

add, sub, and, or, sll, addi, beq, j, lb, sb

HDL

Verilog - Civilian

VHDL - Defence

dot-bus pass over a cell & also used in cell


SPICE model → not for high complex chip.

usually functionality tested → Design rule checker
→ Electrical rule checker

NMOS, PMOS, enhancement MOS, depletion MOS


Threshold, I_D - V_D characteristics

I_D - V_g Transfer characteristics



if Gas sensor > threshold
send notification

if Gas sensor > dangerous value
act valve.



Technique → Repair, → Battery controller

W/idea →
→ extension.

Full or no load \rightarrow even with Bt


\rightarrow cable, o/p Thyristors.

First Visual inspection

1. MOSFET \rightarrow diagnosis.

2. Relay. \rightarrow

Embedded



HDL

27

0	0	1
1	0	1
0	1	1
1	1	0

→ NAND

29. $XY + x'Z + YZ$

→ $XY + x'Z + YZ$

$XY + (x' + Y)Z$

↘ $Y(x + z) + x'Z$

→ $XY + x'Z$

30. $\bar{A}C(\bar{A}BD)' + A'BC'D' + AB'C$

$\bar{B}C + \bar{A}B\bar{D} + A\bar{C}\bar{D}$

$B'C + A'D'(B + C')$

31 $F(A, B, C, D) = D(A+B) + \bar{D}D$

21. octal to binary 7263
 $\begin{array}{r} 711 \setminus \\ 111010110011 \end{array}$

22. sum of binary numbers

$$\begin{array}{r} 1100011000 \\ 0011100111 \\ \hline 1111111111 \end{array}$$

$$+ 256 + 128 + 64 + 32 + 16 + 8 + 4 + 2 + 1$$

$$2^{10} - 1 = 1023$$

23.

$$2^1 \quad 10101100$$

$$01010011$$

-1

$$01010010$$

$$64 + 16 + 2 = \underline{\underline{82}}$$

24. 12547 no. of bits required to represent in BCD

16. Group of flipflops, used to store information are called - registers

20. The error in an ADC is often termed as

25. Which of the following is the fastest logic family.

20 error correcting code.

1. Typical instruction type

- Arithmetic, Branch, Data transfer, Logic & bit-oriented logic

2. Addressing modes

- Implied / Implicit, Stack, Immediate, Direct, Indirect, Register direct, Register indirect, Relative addressing, Indexed Base Register, Auto-Increment, Auto-decrement.

3. Stack - used for storing return address when a function is called

Stack segment is used to store interrupt & subroutine return address registers.

Law of Boolean Algebra

- Commutative
- Associative
- Distributive
- Identity
- Involution
- Absorption
- De Morgan's theorem

Copy constructor →

Private constructor →

Default constructor.

		CD			
AB		$\bar{C}\bar{D}$	$\bar{C}D$	$C\bar{D}$	CD
$\bar{A}\bar{B}$		0 ₀	1 ₁	0 ₂	1 ₃
$\bar{A}B$		0 ₄	1 ₅	0 ₆	1 ₇
$A\bar{B}$		0 ₈	1 ₉	0 ₁₀	1 ₁₁
AB		0 ₁₂	1 ₁₃	0 ₁₄	1 ₁₅

$$A'D + BD + B'D$$

$$\bar{A}C(\overline{ABD}) + \bar{A}B\bar{C}\bar{D} + A\bar{B}C$$

$$\bar{A}C$$

A	B	C	D
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1
1	0	1	0
1	0	1	1
1	1	0	0
1	1	0	1
1	1	1	0
1	1	1	1

$$\bar{A}C(\bar{A}BD) + \bar{A}B\bar{C}\bar{D} + A\bar{B}C$$

0	+	0	+	0	0
0	+	0	+	0	0
1	+	0	+	0	1
1	+	0	+	0	1
0	+	1	+	0	1
0	+	0	+	0	0
1	+	0	+	0	1
0	+	0	+	0	0
0	+	0	+	0	0
0	+	0	+	0	0
0	+	0	+	0	0
0	+	0	+	0	0
0	+	0	+	1	1
0	+	0	+	1	1
0	+	0	+	0	0
0	+	0	+	0	0
0	+	0	+	0	0
0	+	0	+	0	0

$$\bar{A}\bar{D}(B+C) + \bar{A}\bar{B}C$$

0	+	0	-	0	0
0	+	0	-	0	0
1	+	1	-	1	1
0	+	1	-	0	1
1	+	0	-	0	1
0	+	0	-	0	0
1	+	0	-	0	1
0	+	0	-	0	0
0	+	0	-	0	0
0	+	0	-	0	0
0	+	0	-	1	1
0	+	1	-	0	0
0	+	1	-	0	0
0	+	0	-	0	0
0	+	0	-	0	0

1. C- set, get Serial Baud

2. D- control

3.