Synth tool inference -Prioritis mux, parallel muse

-inference of latch (un-intensional)

Linter

- multi obriver

-un-intencional latch
- Mock alomain crossing

1. Multiploxer weing triclate buffer.

out = (sel == 1'bo) ? ino : 1'bz

out = (sel == 1'b1) ? in1 : 1'bz

2. Timing statements in Verilog @ (posedge < >)

@ Cnegeolge (-->)

@(--)

3. Iruniation a b | sum | cours a, b | 0 | 0 | 0 a, b | 0 | 1 | 0  $sum = a+b | \times > consy will be truncated$ 

{corry, sum} = a+b

		gen	
0 - 000î 1 - 0010	enem	21600	40000
	IDLE : 2'boo	2'601	4'b 0000
	START : 2 boi	9'b 1 (	2,70100
	RUN = 2 6 10	2'h 10	461000
	era - 2'b''		

Reset Syne of out

min & man delay in logic elet.

franc - mare operable

## Liming smalyth

- -> Rum Linter
- -> Select clock.
- > generate timos report.

## I mplementation ?

> IO Planing

-utilization report (synten.)

	Eligh	
Run Linder Timbra conditions	Binulation -> functinal	
Jimis report	Synthein > Behavoral simulation	
> negative slag	Implementation	
	I/o Port mapping -> .xde	
Power report	redrogger file.	
•		


Utilization.





· Josk join any none


ofosk Join

-> fork join any.org.









Build, sonned, run >

& digitary ( stime

event (or) semaphore
mailbore
virtual interface
Mocking

