SEGGER Assembler

An assembler for Arm microcontrollers

User Guide & Reference Manual

Document: UM20006

Software Version: 2.10 Beta

Revision: 0
Date: August 11, 2020



A product of SEGGER Microcontroller GmbH

www.segger.com

Disclaimer

Specifications written in this document are believed to be accurate, but are not guaranteed to be entirely free of error. The information in this manual is subject to change for functional or performance improvements without notice. Please make sure your manual is the latest edition. While the information herein is assumed to be accurate, SEGGER Microcontroller GmbH (SEGGER) assumes no responsibility for any errors or omissions. SEGGER makes and you receive no warranties or conditions, express, implied, statutory or in any communication with you. SEGGER specifically disclaims any implied warranty of merchantability or fitness for a particular purpose.

Copyright notice

You may not extract portions of this manual or modify the PDF file in any way without the prior written permission of SEGGER. The software described in this document is furnished under a license and may only be used or copied in accordance with the terms of such a license.

© 2018-2020 SEGGER Microcontroller GmbH, Monheim am Rhein / Germany

Trademarks

Names mentioned in this manual may be trademarks of their respective companies.

Brand and product names are trademarks or registered trademarks of their respective holders.

Contact address

SEGGER Microcontroller GmbH

Ecolab-Allee 5 D-40789 Monheim am Rhein

Germany

Tel. +49 2173-99312-0 Fax. +49 2173-99312-28 E-mail: support@segger.com* Internet: www.segger.com

^{*}By sending us an email your (personal) data will automatically be processed. For further information please refer to our privacy policy which is available at https://www.segger.com/legal/privacy-policy/.

Manual versions

This manual describes the current software version. If you find an error in the manual or a problem in the software, please report it to us and we will try to assist you as soon as possible.

Contact us for further information on topics or functions that are not yet documented.

Print date: August 11, 2020

Software	Revision	Date	Ву	Description
2.10	0	180514	PC	Initial release.
1.10	0	180427	PC	T32 + A32 internal release.
1.00	0	180410	PC	T32 internal release.

About this document

Assumptions

This document assumes that you already have a solid knowledge of the following:

- The software tools used for building your application (assembler, linker, C compiler).
- The C programming language.
- The target processor.
- DOS command line.

If you feel that your knowledge of C is not sufficient, we recommend *The C Programming Language* by Kernighan and Richie (ISBN 0--13--1103628), which describes the standard in C programming and, in newer editions, also covers the ANSI C standard.

How to use this manual

This manual describes all the functions and macros that the product offers. It assumes you have a working knowledge of the C language. Knowledge of assembly programming is not required.

Typographic conventions for syntax

This manual uses the following typographic conventions:

Style	Used for
Body	Body text.
Parameter	Parameters in API functions.
Sample	Sample code in program examples.
Sample comment	Comments in program examples.
User Input	Text entered at the keyboard by a user in a session transcript.
Secret Input	Text entered at the keyboard by a user, but not echoed (e.g. password entry), in a session transcript.
Reference	Reference to chapters, sections, tables and figures or other documents.
Emphasis	Very important sections.
SEGGER home page	A hyperlink to an external document or web site.

Table of contents

1	Abou	ut the as	ssembler	16
	1.1	1.1.1	ction	17
		1.1.2	Assembler features	17
2	Com	mand-li	ne options	18
	2.1	Input f	ile options	19
		2.1.1	include	
		2.1.2	via	
	2.2	Output	file options	
		2.2.1	dependency-file	
		2.2.2	keep-empty-sections	
		2.2.3	no-keep-empty-sections	
		2.2.4	keep-local-symbols	25
		2.2.5	no-keep-local-symbols	26
		2.2.6	mapping-symbols	27
		2.2.7	no-mapping-symbols	
		2.2.8	output	
		2.2.9	symbols	
		2.2.10	no-symbols	
		2.2.11	pad-sections	
		2.2.12	no-pad-sections	
	2.3		selection options	
		2.3.1	cpu=name	
		2.3.2	-marm	
		2.3.3	-mbig-endian	
		2.3.4	-mlittle-endian	
		2.3.5	-mthumb	
	2.4		options	
		2.4.1	auto-import	
		2.4.2	no-auto-import	
		2.4.3	define	
		2.4.4	input-syntax	
	2.5		options	
		2.5.1	list-diagnostics	
		2.5.2	no-list-diagnostics	
		2.5.3	list-file	
		2.5.4	list-form-feed	
		2.5.5	no-list-form-feed	
		2.5.6	list-html	48

		2.5.7	list-page-length	
		2.5.8	list-symbols	
		2.5.9	no-list-symbols	
		2.5.10	list-text	
	2.6	Diagnos	stic options	
		2.6.1	remarks	
		2.6.2	remarks-are-errors	
		2.6.3	remarks-are-warnings	
		2.6.4	no-remarks	
		2.6.5	silent	
		2.6.6	verbose	
		2.6.7	warnings	
		2.6.8	warnings-are-errors	
		2.6.9	no-warnings	60
^				~4
3	Expre	essions		OΊ
4	GNU	syntax		62
•		•	file directives	
	4.1			
	4.2		.INCBIN	
	4.2		irectives	
		4.2.1	.ARM	
		4.2.2 4.2.3	.CODETHUMB	
	4.3	_	directives	
	4.3	4.3.1	.DATA	
		4.3.1	.BSS	
		4.3.2	.TEXT	
		4.3.4	RODATA	
	4.4	_	directives	
	4.4	4.4.1	.GLOBL, .GLOBAL, .EXTERN	
		4.4.2	LOCAL	
		4.4.3	.WEAK	
		4.4.4	.HIDDEN	
		4.4.5	.PROTECTED	
		4.4.6	INTERNAL	
	4.5		location directives	
	7.5	4.5.1	.BYTE, .ASCII	
		4.5.2	STRING, ASCIZ	
		4.5.3	.2BYTE	
		4.5.4	.4BYTE	
		4.5.5	.HWORD, .SHORT	
		4.5.6	.WORD, .INT, .LONG	
		4.5.7	INST	
		4.5.8	.INST.N	
		4.5.9	.INST.W	
	4.6		directives	
		4.6.1	ALIGN	
		4.6.2	.P2ALIGN, .P2ALIGNW, .P2ALIGNL	
	4.7	-	directives	
		4.7.1	.LIST	
		4.7.2	NOLIST	
		4.7.3	.TITLE	
		4.7.4	.SUBTTL	
5	Arm	syntax .		92
	5.1	Mode d	irectives	93
	J.1		CODE16	
			CODE32	

	5.2	_	directives	
		5.2.1	TL	
		5.2.2	SUBT	97
_	LAD			00
6	IAK	-		
	6.1	Mode o	lirectives	99
		6.1.1	ARM, CODE32	
		6.1.2	CODE	
		6.1.3	THUMB, CODE16	
	6.2	Data al	llocation directives	
		6.2.1	DC8, DCB	
		6.2.2	DC16, DCW	103
		6.2.3	DC24	
		6.2.4	DC32, DCD	
		6.2.5	DCI16, DCIW	106
		6.2.6	DCI32, DCID	107
		6.2.7	DS8, DS	108
		6.2.8	DS16, DSW	109
		6.2.9	DS24	110
		6.2.10	DS32, DSD	111
7	Instr	uctions		112
	7.1	Alphah	etical list of instructions	112
	/.1	7.1.1	ADC	
		7.1.1	ADD	
		7.1.2	ADDW	
		7.1.3 7.1.4	AND	
		7.1.4	ASR	
		7.1.5	В	
		7.1.7	BCC	
		7.1.7	BCS	
		7.1.9	BEQ	
		7.1.10	BFC	
		7.1.10	BFI	
		7.1.11	BGE	
		7.1.12	BGT	
		7.1.14	BHI	
		7.1.15	BHS	_
		7.1.16	BIC	
		7.1.17	BKPT	
		7.1.18	BL	
		7.1.19	BLE	
		7.1.20	BLO	
		7.1.21	BLS	
		7.1.22	BLT	
		7.1.23	BLX	
		7.1.24	BMI	
		7.1.25	BNE	
		7.1.26	BPL	
		7.1.27	BVC	
		7.1.28	BVS	
		7.1.29	BX	
		7.1.30	BXJ	
		7.1.31	CBNZ	
		7.1.32	CBZ	
		7.1.33	CDP	
		7.1.34	CDP2	
		7.1.35	CLREX	
			CLZ	
		,	~== ···································	

7.1.37	CMN	151
7.1.38	CMP	
7.1.39	CPS	
7.1.40	CPSID	
7.1.41	CPSIE	
7.1.42	CPY	
7.1.42	CRC32B	
7.1.43	CRC32CB	
7.1.44	CRC32CH	
7.1.46	CRC32CW	
7.1.47	CRC32H	
7.1.48	CRC32W	
7.1.49	DBG	
7.1.50	DCPS1	
7.1.51	DCPS2	
7.1.52	DCPS3	
7.1.53	DMB	
7.1.54	DSB	168
7.1.55	EOR	169
7.1.56	ERET	170
7.1.57	ESB	171
7.1.58	FABSD	172
7.1.59	FABSS	
7.1.60	FADDD	
7.1.61	FADDS	
7.1.62	FCMPD	
7.1.63	FCMPED	
7.1.64	FCMPES	
7.1.65	FCMPS	
7.1.66	FCVTDS	
7.1.67	FCVTSD	
7.1.68	FDIVD	
	FDIVS	
7.1.69		
7.1.70	FMDRR	
7.1.71	FMRRD	
7.1.72	FMRS	
7.1.73	FMSR	
	FMSTAT	
7.1.75	FMULD	
7.1.76	FMULS	
7.1.77	FNEGD	
7.1.78	FNEGS	192
7.1.79	FSITOD	193
7.1.80	FSITOS	194
7.1.81	FSQRTD	195
	FSORTS	
	FSUBD	
	FSUBS	
7.1.85	FTOSIZD	
7.1.86	FTOSIZS	
7.1.87	FTOUIZD	
7.1.88	FTOUIZS	
7.1.89	FUITOD	
7.1.90	FUITOS	
7.1.91	HLT	
7.1.92	HVC	
7.1.93	ISB	
7.1.94	<u>IT</u>	
7.1.95	ITE	
7 1 96	ITEE	/1 Ω

7.1.97	ITEEE	. 211
7.1.98	ITEET	. 212
7.1.99	ITET	.213
7.1.100	ITETE	214
7.1.101	ITETT	215
7.1.102	ITT	.216
7.1.103	ITTE	. 217
7.1.104	ITTEE	218
7.1.105	ITTET	219
7.1.106	ITT	. 220
7.1.107	ITTTE	
7.1.108	ITTT	
7.1.109	LDA	
7.1.110	LDAB	
7.1.111	LDAEX	
7.1.112	LDAEXB	
7.1.113	LDAEXD	
7.1.114	LDAEXH	
7.1.115	LDAH	
7.1.116	LDM	
7.1.117	LDMDA	
7.1.118	LDMDB	
7.1.119	LDMEA	
7.1.120	LDMED	
7.1.121	LDMFA	
7.1.122	LDMFD	
7.1.123	LDMIA	
7.1.124	LDMIB	
7.1.125	LDR	
7.1.126	LDRB	
7.1.127	LDRBT	
7.1.128	LDRD	
7.1.129	LDREX	
7.1.130	LDREXB	
7.1.131	LDREXD	
7.1.132	LDREXH	
7.1.133	LDRH	
	LDRHT	
7.1.135	LDRSB	
7.1.136	LDRSBT	
7.1.137	LDRSH	
7.1.138	LDRSHT	
7.1.139	LDRT	
7.1.140	LSL	
7.1.141	LSR	
7.1.142	MCR	
7.1.143	MCR2	
7.1.144 7.1.145	MCRR MCRR2	
7.1.145		
7.1.146	MLA	
7.1.147	MOV	
7.1.148	MOV	
7.1.149	MOVT	
7.1.150	MOVW	
7.1.151	MRC	
7.1.152	MRC2	
7.1.153	MRRC	
7.1.154	MRRC2	
7.1.133		

7.1.157	MSR	271
7.1.158	MUL	272
7.1.159	MVN	273
7.1.160	NEG	274
7.1.161	NOP	
7.1.162	ORN	
7.1.163	ORR	
7.1.164	PKHBT	
7.1.165	PKHTB	
7.1.166	PLD	
7.1.167	PLDW	
7.1.168	PLI	
7.1.169	POP	
7.1.170	PUSH	
7.1.170	QADD	
7.1.171	QADD16	
	QADD8	
7.1.173	QASX	
7.1.174		
7.1.175	QDADD	
7.1.176	QDSUB	
7.1.177	QSAX	
7.1.178	QSUB	
7.1.179	QSUB16	
7.1.180	QSUB8	
7.1.181	RBIT	
7.1.182	REV	
7.1.183	REV16	
7.1.184	REVSH	
7.1.185	RFE	
7.1.186	RFEDA	
7.1.187	RFEDB	
7.1.188	RFEIA	
7.1.189	RFEIB	303
7.1.190	ROR	304
7.1.191	RRX	.305
7.1.192	RSB	.306
7.1.193	RSC	
7.1.194	SADD16	.308
7.1.195	SADD8	.309
7.1.196	SASX	
7.1.197	SBC	
7.1.198	SBFX	
7.1.199	SDIV	
7.1.200	SEL	
7.1.201	SETEND	
7.1.202	SETPAN	
7.1.203	SEV	
7.1.204	SEVL	
7.1.205	SHADD16	
7.1.206	SHADD8	
7.1.207	SHASX	
7.1.207	SHSAX	
7.1.200	SHSUB16	
7.1.209	SHSUB8	
7.1.210	SMLABB	
7.1.212	SMLABT	
7.1.213	SMLAD	
7.1.214	SMLADX	
7.1.215	SMLAL	
/ I / In	AUDD	2 21

7.1.217	SMLALBT	331
7.1.218	SMLALD	332
7.1.219	SMLALDX	333
7.1.220	SMLALTB	
7.1.221	SMLALTT	
7.1.222	SMLATB	
7.1.223	SMLATT	337
7.1.224	SMLAWB	
7.1.225	SMLAWT	
7.1.226	SMLSD	
7.1.227	SMLSDX	
7.1.228	SMLSLD	
7.1.229	SMLSLDX	343
7.1.230	SMMLA	344
7.1.231	SMMLAR	
7.1.232	SMMLS	
7.1.233	SMMLSR	
7.1.234	SMMUL	348
7.1.235	SMMULR	
7.1.236	SMUAD	350
7.1.237	SMUADX	351
7.1.238	SMULBB	352
7.1.239	SMULBT	353
7.1.240	SMULL	354
7.1.241	SMULTB	
7.1.242	SMULTT	356
7.1.243	SMULWB	
7.1.244	SMULWT	
7.1.245	SMUSD	
7.1.246	SMUSDX	
7.1.247	SRS	
7.1.248	SRSDA	
7.1.249	SRSDB	
7.1.250	SRSIA	
7.1.251	SRSIB	
7.1.252	SSAT	
7.1.253	SSAT16	
7.1.254	SSAX	
7.1.255	SSUB16	
7.1.256	SSUB8	
7.1.257	STL	
7.1.258	STLB	
7.1.259	STLH	
7.1.260	STM	
7.1.261	STMDA	
7.1.262	STMDB	
7.1.263	STMEA	
7.1.264	STMED	
7.1.265	STMFA	
7.1.266	STMFD	
7.1.267	STMIA	
7.1.268	STMIB	
7.1.269	STR	
7.1.270	STRB	
7.1.271	STRBT	
7.1.272 7.1.273	STRD	
7.1.273 7.1.274	STREXB	
7.1.274	STREXD	
	STREXH	

7.1.277	STRH	391
7.1.278	STRHT	392
7.1.279	STRT	
7.1.280	SUB	
7.1.281	SUBW	
7.1.282	SVC	
7.1.283	SXTAB	
7.1.284	SXTAB16	
7.1.285	SXTAH	
7.1.286	SXTB	
7.1.287	SXTB16	
7.1.288	SXTH	
7.1.289	TBB	
7.1.209	TBH	
	TEQ	
	TST	
7.1.292	Π	
	TTA	
7.1.294		
7.1.295	TTAT	
7.1.296	TT	
7.1.297	UADD16	
7.1.298	UADD8	
7.1.299	UASX	
7.1.300	UBFX	
7.1.301	UDF	
7.1.302	UDIV	
7.1.303	UEXT16	
7.1.304	UEXT8	
7.1.305	UHADD16	
7.1.306	UHADD8	
7.1.307	UHASX	
7.1.308	UHSAX	
7.1.309	UHSUB16	
7.1.310	UHSUB8	
7.1.311	UMAAL	
7.1.312	UMLAL	
7.1.313	UMULL	
	UQADD16	
7.1.315	UQADD8	
	UQASX	
	UQSAX	
7.1.318	UQSUB16	
7.1.319	UQSUB8	
7.1.320	USAD8	
7.1.321	USADA8	
7.1.322	USAT	
7.1.323	USAT16	
7.1.324	USAX	
7.1.325	USUB16	439
7.1.326	USUB8	440
7.1.327	UXTAB	
7.1.328	UXTAB16	
7.1.329	UXTAH	
7.1.330	UXTB	
7.1.331	UXTB16	
7.1.332	UXTH	
7.1.333	VABS	
	VADD	
	VCMP	
7 1 336		

		7.1.337		
		7.1.338	3 VCVTA	452
		7.1.339	9 VCVTB	453
		7.1.340) VCVTM	454
		7.1.341	L VCVTN	455
		7.1.342	2 VCVTP	456
		7.1.343	3 VCVTR	457
		7.1.344	4 VCVTT	458
		7.1.345	5 VDIV	459
		7.1.346	5 VFMA	460
		7.1.347	7 VFMS	461
		7.1.348	3 VFNMA	462
		7.1.349	9 VFNMS	463
		7.1.350) VLDR	464
		7.1.351		
		7.1.352		
		7.1.353		
		7.1.354		
		7.1.355		
		7.1.356		
		7.1.357		_
		7.1.358		
		7.1.359		
		7.1.360		
		7.1.361		
		7.1.362		
		7.1.363		
		7.1.364		
		7.1.365		
		7.1.366		
		7.1.367		
		7.1.368		
		7.1.369	<u> </u>	
		7.1.370		
		7.1.37		
		7.1.372		
		7.1.372		
		7.1.374		
		7.1.37		
		7.1.376		
	7.2		tions by architecture	
	7.2	mstruc	tions by architecture	
8	Diffe	rences	between assemblers	501
	8.1	Syntax	and Encoding differences	502
	0.1		MUL and MULS	
			MULS	
		0.1.2		
9	Inde	xes		503
	9.1	Subject	t index	504
		- ,		

Chapter 1

About the assembler

1.1 Introduction

This section presents an overview of the SEGGER Assembler and its capabilities.

1.1.1 What is the SEGGER Assembler?

The SEGGER Assembler is a fast assembler that processes Cortex-M assembly language source files. It is designed to be very flexible, yet simple to use.

The assembler accepts GNU, Arm, and IAR syntax source files and will assemble them to Arm ELF object files that can be linked by a standard Arm linker.

1.1.2 Assembler features

The SEGGER Assembler has the following features:

- Highly efficient and very fast to assemble.
- Supports GNU, Arm, and IAR syntax.

Chapter 2

Command-line options

Command line option naming is generally compatible with the following toolsets:

- GNU assembler as
- Arm assembler armasm
- IAR assembler iasmarm

2.1 Input file options

2.1.1 --include

Summary

Add include directory.

Syntax

- --include path
- -**I**path

Description

This option adds the path path to the end of the list of directories to search for included source files and included binary files.

2.1.2 --via

Synopsis

Read additional options and input files from file.

Syntax

- --via filename
- --via=filename
- **-f** filename

@filename

Description

This option reads the file *filename* for additional options and input files. Options are separated by spaces or newlines, and file names which contain special characters, such as spaces, must be enclosed in double quotation marks.

Notes

This option can only be provided on the command line and cannot appear in an indirect file.

2.2 Output file options

2.2.1 --dependency-file

Summary

Write dependencies to file.

Syntax

- --dependency-file filename
- --MD filename

Description

This option instructs the assembler to write the list of dependencies (included source files and included binary files) to the file *filename*.

2.2.2 --keep-empty-sections

Summary

Keep empty sections in object file.

Syntax

--keep-empty-sections

Description

This option instructs the assembler to emit empty sections that have been created during assembly. An empty section is a section that is created using a section directive but has no instructions or data allocated to it.

The default is to eliminate empty sections.

See also

--no-keep-empty-sections on page 24

2.2.3 --no-keep-empty-sections

Summary

Eliminate empty sections from object file.

Syntax

--no-keep-empty-sections

Description

This option instructs the assembler to eliminate empty sections that have been created during assembly. An empty section is a section that is created using a section directive but has no instructions or data allocated to it.

The default is to eliminate empty sections.

See also

--keep-empty-sections on page 23

2.2.4 --keep-local-symbols

Summary

Keep local symbol definitions in object file.

Syntax

--keep-local-symbols

Description

This option instructs the assembler to include local symbol definitions created during assembly in the object file's symbol table. Local symbols can be either an equate or a local label definition that is not exported as a global symbol.

The default is eliminate local symbols.

Note

Local symbols that start ".L" are never emitted to the object even with --keep-local-symbols in effect.

See also

--no-keep-local-symbols on page 26

2.2.5 --no-keep-local-symbols

Summary

Do not keep local symbol definitions in object file.

Syntax

--no-keep-local-symbols

Description

This option instructs the assembler to exclude local symbol definitions created during assembly from the object file's symbol table. Local symbols can be either an equate or a local label definition that is not exported as a global symbol.

See also

--keep-local-symbols on page 25

2.2.6 --mapping-symbols

Summary

Include mapping symbols.

Syntax

--mapping-symbols

Description

This option includes mapping symbols in the Arm ELF file.

See also

--no-mapping-symbols on page 28

2.2.7 --no-mapping-symbols

Summary

Do not generate mapping symbols.

Syntax

--no-mapping-symbols

Description

This option produces an Arm ELF file that contains no code and data mapping symbols.

See also

--mapping-symbols on page 27

2.2.8 --output

Summary

Set output file name.

Syntax

- --output filename
- -o filename
- --output=filename
- -o=filename

Description

This option sets the Arm ELF output filename, typically with extension "o".

2.2.9 --symbols

Summary

Include symbol table.

Syntax

--symbols

Description

This option includes the symbol table in the Arm ELF file. This does not automatically enable mapping symbol inclusion.

See also

--no-symbols on page 31

2.2.10 --no-symbols

Summary

Discard symbol table.

Syntax

--no-symbols

Description

This option eliminates all symbols from the Arm ELF file that are not required which includes the mapping symbols.

See also

--symbols on page 30

2.2.11 --pad-sections

Summary

Pad sections to alignment boundary.

Syntax

--pad-sections

Description

This option instructs the assembler to emit additional data to a section such that its size is a multiple of its alignment. Padding a section to a multiple of its alignment may waste space that a linker could otherwise utilize for section packing.

The default is not to pad sections.

See also

--no-pad-sections on page 33

2.2.12 --no-pad-sections

Summary

Do not pad sections to alignment boundary.

Syntax

--no-pad-sections

Description

This option instructs the assembler not to emit additional data to a section such that its size is a multiple of its alignment. Padding a section to a multiple of its alignment may waste space that a linker could otherwise utilize for section packing.

The default is not to pad sections.

See also

--pad-sections on page 32

2.3 Target selection options

2.3.1 --cpu=name

Summary

Set target core or architecture.

Syntax

- --cpu=name
- -cpu=name
- -mcpu=name

Description

This option selects the target processor for the application and controls the construction of appropriate veneers when required.

The core names accepted are:

- cortex-m0, cortex-m0plus, cortex-m0+, cortex-m1, cortex-m3, cortex-m4, cortex-m7, cortex-m23, cortex-m33
- cortex-a5, cortex-a7, cortex-a8, cortex-a9, cortex-a12, cortex-a15, cortex-a17, cortex-a32, cortex-a35, cortex-a53, cortex-a55, cortex-a57, cortex-a72, cortex-a73, cortex-a75
- cortex-r4, cortex-r4f, cortex-r5, cortex-r7, cortex-r8, cortex-r52

The architecture names accepted are:

- 4t, 5t, 5te
- 6, 6j, 6k, 6kz, 6t2, 6z, 6zk, 6-m, 6s-m
- 7, 7ve, 7-a, 7-r, 7-m, 7e-m
- 8-a, 8.1-a, 8.2-a, 8.3-a, 8.4-a, 8-r, 8-m.base, 8-m.main

The default is --cpu=cortex-m0.

2.3.2 -marm

Summary

Select Arm instruction set.

Syntax

-marm

Description

This option sets the default assembler instruction set to Arm (A32). The default instruction set is the instruction set if the source file does not select a specific instruction set using assembler source directives.

See also

-mthumb on page 38

2.3.3 -mbig-endian

Summary

Select big-endian byte order.

Syntax

- -mbig-endian
- -EB

Description

This option selects big-endian byte ordering for data and instructions.

The default is little-endian byte ordering.

See also

-mlittle-endian on page 37

2.3.4 -mlittle-endian

Summary

Select little-endian byte order.

Syntax

- -mlittle-endian
- -EL

Description

This option selects little-endian byte ordering for data and instructions.

The default is little-endian byte ordering.

See also

-mbig-endian on page 36

2.3.5 -mthumb

Summary

Select Thumb instruction set.

Syntax

-mthumb

Description

This option sets the default assembler instruction set to Thumb (T32). The default instruction set is the instruction set if the source file does not select a specific instruction set using assembler source directives.

See also

-marm on page 35

2.4 Control options

2.4.1 --auto-import

Summary

Automatically import symbols.

Syntax

--auto-import

Description

This option instructs the assembler to automatically define as symbol as an external (imported) symbol if it is used and has not been declared with a different storage class.

See also

--no-auto-import on page 40

2.4.2 --no-auto-import

Summary

Do not automatically import symbols.

Syntax

--no-auto-import

Description

This option instructs the assembler not to automatically define as symbol as an external (imported) symbol and to require that all symbols are declared as local or external before their first use.

See also

--auto-import on page 39

2.4.3 --define

Summary

Define symbol.

Syntax

- --define symbol=value
- -Dsymbol=value

Description

This option defines the symbol symbol to the numeric value value.

2.4.4 --input-syntax

Summary

Set source file syntax.

Syntax

- --input-syntax=name
- -fsyntax=name

Description

This option selects the source file syntax. The syntaxes accepted by the assembler are:

- arm Format is compatible with ARM Limited's armasm assembler.
- iar Format is compatible with IAR's iasmarm assembler.
- gnu Format is compatible with The Free Software Foundation's gas assembler.

There is one additional syntax identifier:

• auto — Source format is automatically derived from the input file.

The default is **auto** syntax where the assembler automatically determines the appropriate source file syntax using heuristics.

2.5 List file options

2.5.1 --list-diagnostics

Summary

Print diagnostics to listing.

Syntax

--list-diagnostics

Description

This option instructs the assembler to print all diagnostics at the end of the listing.

See also

--no-list-diagnostics on page 44

2.5.2 --no-list-diagnostics

Summary

Do not print diagnostics to listing.

Syntax

--no-list-diagnostics

Description

This option instructs the assembler not to print diagnostics at the end of the listing.

See also

--list-diagnostics on page 43

2.5.3 --list-file

Summary

Generate an assembler listing file.

Syntax

- --list-file filename
- --list-file=filename
- -Lfilename

Description

Generates an assembler listing to the given filename.

2.5.4 --list-form-feed

Summary

Issue form feed between pages.

Syntax

--list-form-feed

Description

This option instructs the assembler to write a form feed between listing pages.

See also

--list-page-length on page 49, --no-list-form-feed on page 47

2.5.5 --no-list-form-feed

Summary

Do not issue form feed between pages.

Syntax

--no-list-form-feed

Description

This option ibhibits the assembler writing a form feed between listing pages.

See also

--list-form-feed on page 46

2.5.6 --list-html

Summary

Format listing as an HTML document.

Syntax

--list-html

Description

This option instructs the assembler to format the assembler listing as an HTML document. In this mode, listing pagination controls are ignored.

See also

--list-text on page 52

2.5.7 --list-page-length

Summary

Set number of lines per page.

Syntax

--list-page-length=value

Description

This option sets the number of lines per page to *value*. If *value* is zero, which is the default, the listing is not divided into pages.

See also

--list-form-feed on page 46

2.5.8 --list-symbols

Summary

Print symbol table to listing.

Syntax

--list-symbols

Description

This option instructs the assembler to print a symbol table at the end of the listing.

See also

--no-list-symbols on page 51

2.5.9 --no-list-symbols

Summary

Do not print symbol table to listing.

Syntax

--no-list-symbols

Description

This option instructs the assembler not to print a symbol table at the end of the listing.

See also

--list-symbols on page 50

2.5.10 --list-text

Summary

Format listing as a text document.

Syntax

--list-text

Description

This option instructs the assembler to format the assembler listing as an HTML document. In this mode, listing pagination controls are effective.

This is the default.

See also

--list-html on page 48

2.6 Diagnostic options

2.6.1 --remarks

Summary

Issue remarks.

Syntax

--remarks

Description

This option instructs the assembler to issue remarks for potential issues during assembly. This is the default.

See also

--no-remarks on page 56, --remarks-are-warnings on page 55, --remarks-are-errors on page 54

2.6.2 --remarks-are-errors

Summary

Elevate remarks to errors.

Syntax

--remarks-are-errors

Description

This option elevates all remark diagnostics issued by the assembler to errors.

See also

--no-remarks on page 56, --remarks on page 53, , --remarks-are-warnings on page 55

2.6.3 --remarks-are-warnings

Summary

Elevate remarks to warnings.

Syntax

- --remarks-are-warnings
- --remarks_are_warnings

Description

This option elevates all remark diagnostics issued by the assembler to warnings.

See also

--no-remarks on page 56, --remarks on page 53, , --remarks-are-errors on page 54

2.6.4 --no-remarks

Summary

Suppress remarks.

Syntax

--no-remarks

Description

This option disables all remark diagnostics issued by the assembler. Although remarks are suppressed, the total number of remarks that are suppressed by the assembler is shown at the end of linking:

```
C:> segger-as --via=app.ind
Copyright (c) 2017-2018 SEGGER Microcontroller GmbH www.segger.com
SEGGER Assembler 2.10 compiled Apr 11 2018 10:50:34

Assembly complete: 0 errors, 0 warnings, 2 remarks suppressed

C:> _
```

See also

--remarks-are-warnings on page 55, --remarks-are-errors on page 54

2.6.5 --silent

Summary

Do not show output.

Syntax

--silent

-q

Description

This option inhibits all assembler status messages; only diagnostic messages are shown.

See also

--verbose on page 58

2.6.6 --verbose

Summary

Increase verbosity.

Syntax

--verbose

-v

Description

This option increase the verbosity of the assembler by one level.

See also

--silent on page 57

2.6.7 -- warnings

Summary

Issue warnings.

Syntax

--warnings

Description

This option instructs the assembler to issue warnings for dubious use or inputs. This is the default.

See also

--no-warnings on page 60, --warnings-are-errors on page 60

2.6.8 --warnings-are-errors

Summary

Elevate warnings to errors.

Syntax

- --warnings-are-errors
- --fatal-warnings

Description

This option elevates all warning diagnostics issued by the assembler to errors.

See also

--no-warnings on page 60, --warnings on page 59

2.6.9 --no-warnings

Summary

Suppress warnings.

Syntax

--no-warnings

Description

This option disables all warning diagnostics issued by the assembler. Although warnings are suppressed, the total number of warnings that are suppressed by the assembler is shown at the end of linking:

```
C:> segger-as --via=app.ind
SEGGER Macro Assembler V2.10 compiled Jul 9 2020 14:30:42
Copyright (c) 2018-2020 SEGGER Microcontroller GmbH www.segger.com
Assembly complete: 0 errors, 1 warnings suppressed, 0 remarks
C:> _
```

See also

--warnings on page 59, --warnings-are-errors on page 60

Chapter 3

Expressions

GNU	IAR	ARM
(), prefix +, -, !, ~	(), prefix +, -, !, ~, LOW, HIGH, BYTE1, BYTE2, BYTE3, BYTE4, LWRD, HWRD, DATE, SFB, SFE, SIZEOF	(), prefix +, -, :NOT:, :LNOT:
*, /, %, <<, >>	*, /, %	*, /, %, :MOD:
, &, ^, !	+, -	<<, >>, :SHL:, :SHR:, :ROL:, :ROR:
+, -, =, <>, ≠, <, >, ≤, ≥	<<, >>	+, -, &, ^, :AND:, :OR:, :EOR:
&&,	&&, &	=, <>, ≠, /=, <, >, ≤, ≥
	, , ^, xor	&&, , :LAND:, :LOR:, :LEOR:
	=, =, <>, ≠, <, >, ≤, ≥, UGT, ULT	

Chapter 4

GNU syntax

4.1 Source file directives

4.1.1 .INCBIN

Include binary file.

Syntax

.INCBIN "filename"

Description

Searches for the binary file *filename* using include paths. Inserts the binary file into the current section as data with alignment 1.

4.2 Mode directives

4.2.1 .ARM

Select Arm instruction set.

Syntax

.ARM

Description

Selects the Arm instruction set for subsequent instructions.

See also

.THUMB on page 66

4.2.2 .CODE

Select instruction set.

Syntax

.CODE 16

.CODE 32

Description

Selects the Arm or Thumb instruction set according to operand.

Example

```
SEGGER Assembler V2.10
                       www.segger.com
GNU_CODE.s - Assembled Thu Nov 7 11:46:23 2019
                                       .TEXT
                                       .CODE 16
  3
                                      MOVS R0, #1
                00000000 0120
                00000002 4018
                                       ADDS R0, R0, R1
  8
                                       .CODE 32
  10
                00000004 0100B0E3
                                       MOVS R0, #1
  11
                00000008 010090E0
                                       ADDS R0, R0, R1
  12
                                       .END
  13
```

ASSEMBLY COMPLETE

No errors, no warnings, no remarks

See also

.ARM on page 64, .THUMB on page 66

4.2.3 .THUMB

Select Thumb instruction set.

Syntax

.THUMB

Description

Selects the Thumb instruction set for subsequent instructions.

See also

.ARM on page 64

4.3 Section directives

4.3.1 .DATA

Switch to data section

Syntax

.DATA

Description

Switches to the .data section.

4.3.2 .BSS

Switch to bss section

Syntax

.BSS

Description

Switches to the .bss section.

4.3.3 .TEXT

Switch to text section

Syntax

.TEXT

Description

Switches to the .text section.

4.3.4 .RODATA

Switch to data section

Syntax

.RODATA

Description

Switches to the .rodata section.

4.4 Symbol directives

4.4.1 .GLOBL, .GLOBAL, .EXTERN

Set external symbol binding.

Syntax

- .GLOBL name, name...
- .GLOBAL name, name...
- .EXTERN name, name...

Description

Defines all symbols in the symbol list to have global binding so that they are externally visible.

4.4.2 .LOCAL

Set local symbol binding.

Syntax

.LOCAL name, name...

Description

Defines all symbols in the symbol list to have local binding so that they are not externally visible.

4.4.3 .WEAK

Set weak symbol binding.

Syntax

.WEAK name, name...

Description

Defines all symbols in the symbol list to have weak binding so that they can be overridden when linked.

4.4.4 .HIDDEN

Set symbol visibility to hidden.

Syntax

.HIDDEN name, name...

Description

Defines all symbols in the symbol list to have hidden visibility and is stored as ${\tt STV_HIDDEN}$ in the ${\tt st_other}$ member of the ELF symbol table entry.

4.4.5 .PROTECTED

Set symbol visibility to protected.

Syntax

.PROTECTED name, name...

Description

Defines all symbols in the symbol list to have protected visibility and is stored as **STV_PROTECTED** in the **st_other** member of the ELF symbol table entry.

4.4.6 .INTERNAL

Set symbol visibility to internal.

Syntax

.INTERNAL name, name...

Description

Defines all symbols in the symbol list to have internal visibility and is stored as **STV_INTERNAL** in the **st_other** member of the ELF symbol table entry.

4.5 Data allocation directives

4.5.1 .BYTE, .ASCII

Allocate 8-bit data.

Syntax

```
.BYTE expr, expr...
.ASCII expr, expr...
```

Description

Place the initialized 8-bit values in the expression list into memory at the location counter.

Example

```
SEGGER Assembler V2.10
                         www.segger.com
GNU BYTE.s - Assembled Thu Nov 7 11:46:23 2019
                                        .DATA
   2
   3
                 00000000 4120736D
                                        .BYTE "A small list of primes:"
                 00000004 616C6C20
                 00000008 6C697374
                 0000000C 206F6620
                 00000010 7072696D
                 00000014 65733A
                 00000017 02030507
                                        .BYTE 2, 3, 5, 7, 11, 13
   4
                 0000001B 0B0D
   5
                                        .END
```

ASSEMBLY COMPLETE

No errors, no warnings, no remarks

See also

.STRING, .ASCIZ on page 78

4.5.2 .STRING, .ASCIZ

Allocate string data.

Syntax

```
.STRING expr, expr...
.ASCIZ expr, expr...
```

Description

Place the initialized string values in the expression list into memory at the location counter, each string followed by a trailing zero byte.

Example

```
SEGGER Assembler V2.10
                         www.segger.com
GNU_STRING.s - Assembled Thu Nov 7 11:46:23 2019
                                        .DATA
  2
  3
                                         @ String is terminated by a zero byte
                                        .STRING "It simply works!"
                 00000000 49742073
                 00000004 696D706C
                 00000008 7920776F
                 0000000C 726B7321
                 00000010 00
  5
  6
                                         @ Each string is terminated by a zero byte
                 00000011 53454747
                                        .STRING "SEGGER", "The Embedded Experts"
                 00000015 45520054
                 00000019 68652045
                 0000001D 6D626564
                 00000021 64656420
                 00000025 45787065
                 00000029 72747300
  8
                                        . FND
```

ASSEMBLY COMPLETE

No errors, no warnings, no remarks

See also

.BYTE, .ASCII on page 77

4.5.3 .2BYTE

Allocate 16-bit data.

Syntax

.2BYTE expr, expr...

Description

Place the initialized 16-bit values in the expression list into memory at the location counter.

These directives do not force the location counter to be halfword aligned when placing the data, and no warning diagnostic is issued when the location counter is not correctly aligned.

Example

```
SEGGER Assembler V2.10
                          www.segger.com
GNU_2BYTE.s - Assembled Thu Nov 7 11:46:23 2019
  1
                                          .DATA
  2
  3
                                           @ Data that is correctly aligned
  4
                 00000000 DEADBEEF
                                          .2BYTE 0xADDE, 0xEFBE, 0xDEAD, 0xBEEF
                 00000004 ADDEEFBE
   5
  6
                                           \ensuremath{\text{@}} Data that is not aligned on a halfword
  7
                 80000008
                                          .SPACE 1
                 00000009 DEADBEEF
  8
                                          .2BYTE 0xADDE, 0xEFBE, 0xDEAD, 0xBEEF
                 0000000D ADDEEFBE
  9
                                          . END
  10
```

ASSEMBLY COMPLETE

No errors, no warnings, no remarks

See also

.HWORD, .SHORT on page 81

4.5.4 .4BYTE

Allocate 32-bit data.

Syntax

.4BYTE expr, expr...

Description

Place the initialized 32-bit values in the expression list into memory at the location counter.

These directives do not force the location counter to be word aligned when placing the data, and do not issue a warning diagnostic when the location counter is not correctly aligned.

Example

```
SEGGER Assembler V2.10
                         www.segger.com
GNU_4BYTE.s - Assembled Thu Nov 7 11:46:23 2019
  1
                                        .DATA
  2
  3
                                         @ Data that is correctly aligned
  4
                00000000 DEADBEEF
                                        .4BYTE 0xEFBEADDE, 0xDEADBEEF
                00000004 EFBEADDE
  5
  6
                                        @ Data that is not aligned on a word
  7
                80000008
                                        .SPACE 1
                00000009 DEADBEEF
                                        .4BYTE 0xEFBEADDE, 0xDEADBEEF
  8
                0000000D EFBEADDE
  9
                                        . END
 10
```

ASSEMBLY COMPLETE

No errors, no warnings, no remarks

See also

.WORD, .INT, .LONG on page 82

4.5.5 .HWORD, .SHORT

Allocate 16-bit data.

Syntax

```
.HWORD expr, expr...
.SHORT expr, expr...
```

Description

Place the initialized 16-bit values in the expression list into memory at the location counter.

These directives do not force the location counter to be halfword aligned when placing the data, but a warning diagnostic is issued when the location counter is not correctly aligned.

Example

```
SEGGER Assembler V2.10
                         www.segger.com
GNU_HWORD.s - Assembled Thu Nov 7 11:46:23 2019
  2
  3
                                         @ Data that is correctly aligned
                 00000000 DEADREFE
                                        .HWORD 0xADDE, 0xEFBE, 0xDEAD, 0xBEEF
   4
                 00000004 ADDEEFBE
  6
                                         @ Data that is not aligned on a halfword
  7
                 80000008
  8
                 00000009 DEADBEEF
                                        .HWORD 0xADDE, 0xEFBE, 0xDEAD, 0xBEEF
                 0000000D ADDEEFBE
  9
  10
                                        .END
DIAGNOSTICS
GNU_HWORD.s:8: warning: 16-bit data does not fall on natural alignment at address 00000009
GNU_HWORD.s:8: warning: 16-bit data does not fall on natural alignment at address 0000000B
GNU_HWORD.s:8: warning: 16-bit data does not fall on natural alignment at address 0000000D
GNU_HWORD.s:8: warning: 16-bit data does not fall on natural alignment at address 0000000F
ASSEMBLY COMPLETE
```

See also

.2BYTE on page 79

No errors, 4 warnings, no remarks

4.5.6 .WORD, .INT, .LONG

Allocate 32-bit data.

Syntax

```
.WORD expr, expr...
.INT expr, expr...
.LONG expr, expr...
```

Description

Place the initialized 32-bit values in the expression list into memory at the location counter.

These directives do not force the location counter to be word aligned when placing the data, but a warning diagnostic is issued when the location counter is not correctly aligned.

Example

```
SEGGER Assembler V2.10
                        www.segger.com
GNU_WORD.s - Assembled Thu Nov 7 11:46:23 2019
  1
                                        .DATA
  2
  3
                                         @ Data that is correctly aligned
  4
                 00000000 DEADBEEF
                                        .WORD 0xEFBEADDE, 0xDEADBEEF
                 00000004 EFBEADDE
  5
  6
                                         @ Data that is not aligned on a word
                 00000008
                                         .SPACE 1
  8
                 00000009 DEADBEEF
                                        .WORD 0xEFBEADDE, 0xDEADBEEF
                 000000D EFBEADDE
  9
 10
                                        . FND
```

DIAGNOSTICS

ASSEMBLY COMPLETE

No errors, 2 warnings, no remarks

See also

.4BYTE on page 80

4.5.7 .INST

Allocate 16-bit or 32-bit instruction.

Syntax

.INST expr, expr...

Description

Place the initialized values in the expression list into memory at the location counter as instruction codes. For values that fit into 16 bits, a 16-bit instruction is generated, and for others a 32-bit instruction is generated.

4.5.8 .INST.N

Allocate 16-bit instruction.

Syntax

.INST.N expr, expr...

Description

Place the initialized 16-bit values in the expression list into memory at the location counter as instruction codes.

4.5.9 .INST.W

Allocate 32-bit instruction.

Syntax

.INST.W expr, expr...

Description

Place the initialized 32-bit values in the expression list into memory at the location counter as instruction codes.

4.6 Section directives

4.6.1 .ALIGN

Align location counter.

Syntax

.ALIGN align-power, fill-value, max-bytes

Description

The *align-power* expression, which must be absolute, is the power of two to align the location counter to. An *align-power* of 3, for instance, will ensure that the location counter is a multiple of 2^3 , i.e. 8.

The optional *fill-value* defines the filler byte to use when aligning the location counter. If omitted, a default value of is selected: the default value for code sections is a nop instruction and for other sections it is zero.

The optional max-bytes defines the maximum number of bytes inserted to align the location counter. If more than max-bytes bytes are required for alignment, no alignment is performed.

4.6.2 .P2ALIGN, .P2ALIGNW, .P2ALIGNL

Align location counter.

Syntax

- .P2ALIGN align-power, fill-value, max-bytes
- .P2ALIGNW align-power, fill-value, max-bytes
- .P2ALIGNL align-power, fill-value, max-bytes

Description

The *align-power* expression, which must be absolute, is the power of two to align the location counter to. An *align-power* of 3, for instance, will ensure that the location counter is a multiple of 2^3 , i.e. 8.

The optional *fill-value* defines the filler value to use when aligning the location counter. If omitted, a default value of is selected: the default value for code sections is a nop instruction and for other sections it is zero. If it is specified, the fill value is a one-byte pattern for .P2ALIGN, a two-byte pattern for .P2ALIGNW, and a 4-byte pattern for .P2ALIGNL.

The optional *max-bytes* defines the maximum number of bytes inserted to align the location counter. If more than *max-bytes* bytes are required for alignment, no alignment is performed.

4.7 Listing directives

4.7.1 .LIST

Turn on listing.

Syntax

.LIST

Description

Each line subsequently assembled will be printed to the listing file.

4.7.2 .NOLIST

Turn off listing.

Syntax

.LIST

Description

Each line subsequently assembled will be not be printed to the listing file.

4.7.3 .TITLE

Set listing title.

Syntax

.TITLE string-expr

Description

Sets the title that is shown at the top of each page in the listing.

4.7.4 .SUBTTL

Set listing subtitle.

Syntax

.SUBTTL string-expr

Description

Sets the subtitle that is shown below the title at the top of each page in the listing.

Chapter 5

Arm syntax

5.1 Mode directives

5.1.1 CODE16

Select Thumb instruction set.

Syntax

CODE16

Description

Selects the Thumb instruction set for subsequent instructions.

Example

ASSEMBLY COMPLETE

No errors, no warnings, no remarks

See also

CODE32 on page 94

5.1.2 CODE32

Select Arm instruction set.

Syntax

CODE32

Description

Selects the Arm instruction set for subsequent instructions.

Example

ASSEMBLY COMPLETE

No errors, no warnings, no remarks

See also

CODE16 on page 93

5.2 Listing directives

5.2.1 TTL

Set listing title.

Syntax

TTL open-string

Description

Sets the title that is shown at the top of each page in the listing.

5.2.2 SUBT

Set listing subtitle.

Syntax

SUBT open-string

Description

Sets the subtitle that is shown below the title at the top of each page in the listing.

Chapter 6

IAR syntax

6.1 Mode directives

6.1.1 ARM, CODE32

Select Arm instruction set.

Syntax

ARM

CODE32

Description

Selects the Arm instruction set for subsequent instructions.

See also

THUMB, CODE16 on page 101

6.1.2 CODE

Select default instruction set.

Syntax

CODE

Description

Selects the Arm or Thumb instruction set according to that specified on the command line by the **-mthumb** or **-marm** options. If no instruction set is specified on the command line, the instruction defaults to Thumb.

6.1.3 THUMB, CODE16

Select Thumb instruction set.

Syntax

THUMB CODE16

Description

Selects the Thumb instruction set for subsequent instructions.

See also

ARM, CODE32 on page 99

Data allocation directives 6.2

6.2.1 DC8, DCB

Allocate 8-bit data.

Syntax

```
DC8 expr, expr...
DCB expr, expr...
```

Description

Place the initialized 8-bit values in the expression list into memory at the location counter.

Example

```
SEGGER Assembler V2.10
                       www.segger.com
IAR DC8.s - Assembled Thu Nov 7 11:46:23 2019
                                        SECTION `.data`:DATA(2)
   2
   3
                00000000 4120736D
                                        DCB "A small list of primes:"
                00000004 616C6C20
                00000008 6C697374
                0000000C 206F6620
                00000010 7072696D
                00000014 65733A
                00000017 02030507
                                        DC8 2, 3, 5, 7, 11, 13
   4
                0000001B 0B0D
   5
                                        END
```

ASSEMBLY COMPLETE

No errors, no warnings, no remarks

6.2.2 DC16, DCW

Allocate 16-bit data.

Syntax

DC16 expr, expr...
DCW expr, expr...

Description

Place the initialized 16-bit values in the expression list into memory at the location counter.

6.2.3 DC24

Allocate 24-bit data.

Syntax

DC24 expr, expr...

Description

Place the initialized 32-bit values in the expression list into memory at the location counter.

6.2.4 DC32, DCD

Allocate 32-bit data.

Syntax

DC32 expr, expr...
DCD expr, expr...

Description

Place the initialized 32-bit values in the expression list into memory at the location counter.

6.2.5 DCI16, DCIW

Allocate 16-bit instruction.

Syntax

DCI16 expr, expr...
DCIW expr, expr...

Description

Place the initialized 16-bit values in the expression list into memory at the location counter as instruction codes.

6.2.6 DCI32, DCID

Allocate 32-bit instruction.

Syntax

DCI32 expr, expr...
DCID expr, expr...

Description

Place the initialized 32-bit values in the expression list into memory at the location counter as instruction codes.

6.2.7 DS8, DS

Allocate space for 8-bit data.

Syntax

DS8 expr DS expr

Description

Allocate space for *expr* 8-bit bytes. For zero-data sections such as .bss, the space is allocated; for sections that have content, such as .text and .data, the allocated space is initialized with zero bytes.

6.2.8 DS16, DSW

Allocate space for 16-bit data.

Syntax

DS16 expr DSW expr

Description

Allocate space for expr 16-bit elements. For zero-data sections such as .bss, the space is allocated; for sections that have content, such as .text and .data, the allocated space is initialized with zero bytes.

6.2.9 DS24

Allocate space for 24-bit data.

Syntax

DS24 expr

Description

Allocate space for expr 24-bit elements. For zero-data sections such as .bss, the space is allocated; for sections that have content, such as .text and .data, the allocated space is initialized with zero bytes.

6.2.10 DS32, DSD

Allocate space for 32-bit data.

Syntax

DS32 expr DSD expr

Description

Allocate space for expr 32-bit elements. For zero-data sections such as .bss, the space is allocated; for sections that have content, such as .text and .data, the allocated space is initialized with zero bytes.

Chapter 7

Instructions

7.1 Alphabetical list of instructions

7.1.1 ADC

Description

Add with carry

Thumb syntax (16-bit)

ADCS	Rd, Rn	[1]

Thumb syntax (32-bit)

ADC	Rd, Rn, #const	[2]
ADC	Rd, Rn, Rm, shift	[3]
ADCS	Rd, Rn, #const	[2]
ADCS	Rd, Rn, Rm, shift	[3]

Arm syntax

ADC	Rd, Rn, #const	[4]
ADC	Rd, Rn, Rm, shift	[5]
ADCS	Rd, Rn, #const	[4]
ADCS	Rd, Rn, Rm, shift	[5]

Notes

- [1] Rd, Rn must be R0...R7; ordering Rd, Rn, Rd is also permitted; ADC permitted in an IT block
- [2] Rd, Rn \neq PC; Rd, Rn \neq SP; const is one of \$00xy00xy, \$xy00xy00, \$xyxyxyxy, \$xy LSL 0...24
- [3] Rd, Rn, Rm \neq PC; Rd, Rn, Rm \neq SP; shift is one of LSL #0...31, LSR #1...32, ASR #1...32, RRX
- [4] Rd, $Rn \neq PC$; Rd, $Rn \neq SP$; const is \$xy ROR 2n
- [5] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$; shift is one of LSL #0...31/Rs, LSR #1...32/Rs, ASR #1...32/Rs, ROR #1...31/Rs, RRX

Instruction	4Т	5T	5TE	6	<u>6</u>	6K	6KZ	6 Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main	
ADC	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	

- Thumb mode only
- Arm and Thumb modes

7.1.2 ADD

Description

Add

Thumb syntax (16-bit)

ADD	Rd, Rn	[1]
ADD	SP, SP, #0508	[2]
ADD	Rd, SP, #01020	[3]
ADD	Rd, PC, #01020	[3]
ADDS	Rd, Rn, Rm	[4]
ADDS	Rd, #0255	[5]
ADDS	Rd, Rn, #07	[6]

Thumb syntax (32-bit)

ADD	Rd, Rn, #04095	[7]
ADD	Rd, Rn, #const	[8]
ADD	Rd, Rn, Rm, shift	[9]
ADDS	Rd, Rn, #const	[8]
ADDS	Rd, Rn, Rm, shift	[9]

Arm syntax

ADD	Rd, Rn, #const	[10]
ADD	Rd, Rn, Rm, shift	[11]
ADD	Rd, SP, Rm, shift	[12]
ADDS	Rd, Rn, #const	[13]
ADDS	Rd, Rn, Rm, shift	[11]
ADDS	Rd, SP, Rm, shift	[12]

Notes

- [1] ordering Rd, Rn, Rd is also permitted
- [2] offset a multiple of 4
- [3] Rd must be R0...R7; offset a multiple of 4
- [4] Rd, Rn, Rm must be R0...R7; ADD permitted in an IT block
- [5] Rd must be R0...R7; ADD permitted in an IT block
- [6] Rd, Rn must be R0...R7; ADD permitted in an IT block
- [7] $Rd \neq PC$; $Rd \neq SP$
- [8] Rd, Rn \neq PC; Rd, Rn \neq SP; const is one of \$00xy00xy, \$xy00xy00, \$xyxyxyxy, \$xy LSL 0...24
- [9] Rd, Rn, Rm \neq PC; Rd, Rn, Rm \neq SP; shift is one of LSL #0...31, LSR #1...32, ASR #1...32, RRX
- [10] $Rd \neq SP$; const is \$xy ROR 2n
- [11] Rd, $Rm \neq PC$; Rd, $Rm \neq SP$; shift is one of LSL #0...31/Rs, LSR #1...32/Rs, ASR #1...32/Rs, ROR #1...31/Rs, RRX
- [12] Rd, $Rm \neq PC$; $Rm \neq SP$; shift is one of LSL #0...31/Rs, LSR #1...32/Rs, ASR #1...32/Rs, ROR #1...31/Rs, RRX
- [13] $Rd \neq PC$; $Rd \neq SP$; const is \$xy ROR 2n

Instruction	47	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A		8.3-A	8.4-A	8- ₇	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main	
ADD	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	

- Thumb mode only
- Arm and Thumb modes

7.1.3 ADDW

Description

Add

Thumb syntax (16-bit)

ADDW Rd, PC, #0...1020

[1]

Thumb syntax (32-bit)

ADDW *Rd*, *Rn*, #0...4095

[2]

Notes

[1] Rd must be R0...R7; offset a multiple of 4

[2] $Rd \neq PC$; $Rd \neq SP$

Availability

Instru	ıction	4T	5T	5TE	6	6	6 天	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
ADDW											•	•	•	•	•	•	•	•	•	•			•	•		•

7.1.4 AND

Description

Bitwise and

Thumb syntax (16-bit)

ANDS	Rd, Rn	[1]

Thumb syntax (32-bit)

AND	Rd, Rn, #const	[2]
AND	Rd, Rn, Rm, shift	[3]
ANDS	Rd, Rn, #const	[2]
ANDS	Rd. Rn. Rm. shift	[3]

Arm syntax

AND	Rd, Rn, #const	[4]
AND	Rd, Rn, Rm, shift	[5]
ANDS	Rd, Rn, #const	[4]
ANDS	Rd, Rn, Rm, shift	[5]

Notes

- [1] Rd, Rn must be R0...R7; ordering Rd, Rn, Rd is also permitted; AND permitted in an IT block
- [2] Rd, Rn \neq PC; Rd, Rn \neq SP; const is one of \$00xy00xy, \$xy00xy00, \$xyxyxyxy, \$xy LSL 0...24
- [3] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$; shift is one of LSL #0...31, LSR #1...32, ASR #1...32, RRX
- [4] Rd, $Rn \neq PC$; Rd, $Rn \neq SP$; const is \$xy ROR 2n
- [5] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$; shift is one of LSL #0...31/Rs, LSR #1...32/Rs, ASR #1...32/Rs, ROR #1...31/Rs, RRX

Instruction	4T	5T	5TE	6	6J	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
AND	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.5 ASR

Description

Arithmetic shift right

Thumb syntax (16-bit)

ASRS	Rd, Rn	[1]
ASRS	Rd, Rn, #132	[1]

Thumb syntax (32-bit)

ASR	Rd, Rn, Rm	[2]
ASR	Rd, Rn, #132	[3]
ASRS	Rd, Rn, Rm	[2]
ASRS	Rd, Rn, #132	[3]

Arm syntax

ASR	Rd, Rn, Rm	[2]
ASR	Rd, Rn, #132	[3]
ASRS	Rd, Rn, Rm	[2]
ASRS	Rd, Rn, #132	[3]

Notes

- [1] Rd, Rn must be R0...R7; ASR permitted in an IT block
- [2] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$
- [3] Rd, $Rn \neq PC$; Rd, $Rn \neq SP$

Instruction	4 T	5T	5TE	6	6	6K	6KZ	6 Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
ASR	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.6 B

Description

Branch

Thumb syntax (16-bit)

B Label [1]

Thumb syntax (32-bit)


B Label [1]

Arm syntax

B Label

Notes

[1] not permitted in an IT block



- Thumb mode only
- Arm and Thumb modes

7.1.7 BCC

Description

Branch if no carry

Thumb syntax (16-bit)

BCC Label [1]

Thumb syntax (32-bit)

BCC Label [1]

Notes

[1] if in an IT block, can only appear as the last instruction

Availability

Instruction	4Т	5T	5TE	6	<u>6</u>	6 X	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
BCC	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

7.1.8 BCS

Description

Branch if carry

Thumb syntax (16-bit)

BCS Label [1]

Thumb syntax (32-bit)

BCS Label [1]

Notes

[1] if in an IT block, can only appear as the last instruction

Availability

Instruction	4Т	5T	5TE	6	၅	6K	6KZ	6Z	6ZK	6T2	7VE	7-R		8-A		8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
BCS	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

7.1.9 BEQ

Description

Branch if equal

Thumb syntax (16-bit)

BEQ Label [1]

Thumb syntax (32-bit)

BEQ Label [1]

Notes

[1] if in an IT block, can only appear as the last instruction

Availability

Instruction	4Т	5T	5TE	6	6	6 K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
BEQ	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

7.1.10 BFC

Description

Bitfield clear

Thumb syntax (32-bit)

BFC Rd, #Lsb, #width [1]

Arm syntax

BFC Rd, #lsb, #width [1]

Notes

[1] Rd, $Rn \neq PC$; Rd, $Rn \neq SP$

Instruction	4T	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
BFC										•	•	•	•	•	•	•	•	•	•			•	•		•

- Thumb mode only
- Arm and Thumb modes

7.1.11 BFI

Description

Bitfield insert

Thumb syntax (32-bit)

BFI Rd, Rn, #Lsb, #width [1]

Arm syntax

BFI Rd, Rn, #Lsb, #width [1]

Notes

[1] Rd, $Rn \neq PC$; Rd, $Rn \neq SP$

Instruction	4T	5T	5TE	6	<u>6</u>	6K	6KZ	6 Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
BFI										•	•	•	•	•	•	•	•	•	•			•	•		•

- Thumb mode only
- Arm and Thumb modes

7.1.12 BGE

Description

Branch if greater or equal

Thumb syntax (16-bit)

BGE Label [1]

Thumb syntax (32-bit)

BGE Label [1]

Notes

[1] if in an IT block, can only appear as the last instruction

Availability

	Instruction	4Т	5 T	5TE	6	ည	6K	6KZ	6 Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
E	BGE	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

7.1.13 BGT

Description

Branch if greater

Thumb syntax (16-bit)

BGT Label [1]

Thumb syntax (32-bit)

BGT Label [1]

Notes

[1] if in an IT block, can only appear as the last instruction

Availability

	Instruction	4Т	5T	5TE	6	ည	6 X	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A		8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
BG	ST	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

7.1.14 BHI

Description

Branch if greater

Thumb syntax (16-bit)

BHI Label [1]

Thumb syntax (32-bit)

BHI Label [1]

Notes

[1] if in an IT block, can only appear as the last instruction

Availability

Instruction	on	4T	5T	5TE	6	<u></u>	6 X	6KZ	6Z	6ZK	6T2	7VE	7-R		8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
BHI		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

7.1.15 BHS

Description

Branch if carry

Thumb syntax (16-bit)

BHS Label [1]

Thumb syntax (32-bit)

BHS Label [1]

Notes

[1] if in an IT block, can only appear as the last instruction

Availability

Instruction	4Т	5T	5TE	6	లై	6 K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A		8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
BHS	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

7.1.16 BIC

Description

Bitwise clear

Thumb syntax (16-bit)

BICS	Rd, Rn	[1]	1

Thumb syntax (32-bit)

BIC	Rd, Rn, #const	[2]
BIC	Rd, Rn, Rm, shift	[3]
BICS	Rd, Rn, #const	[2]
BICS	Rd, Rn, Rm, shift	[3]

Arm syntax

BIC	Rd, Rn, #const	[4]
BIC	Rd, Rn, Rm, shift	[5]
BICS	Rd, Rn, #const	[4]
BICS	Rd, Rn, Rm, shift	[5]

Notes

- [1] Rd, Rn must be R0...R7; BIC permitted in an IT block
- [2] Rd, Rn \neq PC; Rd, Rn \neq SP; const is one of \$00xy00xy, \$xy00xy00, \$xyxyxyxy, \$xy LSL 0...24
- [3] Rd, Rn, Rm \neq PC; Rd, Rn, Rm \neq SP; shift is one of LSL #0...31, LSR #1...32, ASR #1...32, RRX
- [4] Rd, $Rn \neq PC$; const is \$xy ROR 2n
- [5] Rd, Rn, $Rm \neq PC$; shift is one of LSL #0...31/Rs, LSR #1...32/Rs, ASR #1...32/Rs, ROR #1...31/Rs, RRX

Instruction	4 T	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
BIC	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.17 BKPT

Description

Breakpoint

Thumb syntax (16-bit)

BKPT #0...255

Arm syntax

BKPT *Rd*, #0...65535

Instruction	4 T	5 T	5TE	6	၅	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7 E	8-M.Base	8-M.Main
BKPT		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.18 BL

Description

Branch link

Thumb syntax (32-bit)

BL Label

Arm syntax

BL Label

Instruction	4 T	5T	5TE	6	၅	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7 E	8-M.Base	8-M.Main
BL	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.19 BLE

Description

Branch if less than or equal

Thumb syntax (16-bit)

BLE Label [1]

Thumb syntax (32-bit)

BLE Label [1]

Notes

[1] if in an IT block, can only appear as the last instruction

Availability

	Instruction	4T	5T	5TE	6	<u></u>	6 X	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
BLI	E	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

7.1.20 BLO

Description

Branch if no carry

Thumb syntax (16-bit)

BLO Label [1]

Thumb syntax (32-bit)

BLO Label [1]

Notes

[1] if in an IT block, can only appear as the last instruction

Availability

Instruct	tion	4 T	5 T	5TE	6	ည	6K	6KZ	6 Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
BLO		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

7.1.21 BLS

Description

Branch is lower or same

Thumb syntax (16-bit)

BLS Label [1]

Thumb syntax (32-bit)

BLS Label [1]

Notes

[1] if in an IT block, can only appear as the last instruction

Availability

	Instruction	4Т	5T	5TE	6	ည	6 X	6KZ	6Z	6ZK	6T2	7VE	7-R		8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
В	LS	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

7.1.22 BLT

Description

Branch is less than

Thumb syntax (16-bit)

BLT Label [1]

Thumb syntax (32-bit)

BLT Label [1]

Notes

[1] if in an IT block, can only appear as the last instruction

Availability

	Instruction	4 T	5T	5TE	6	<u></u>	6 X	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
В	LT	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

7.1.23 BLX

Description

Branch link and exchange

Thumb syntax (16-bit)

BLX Rd [1]

Thumb syntax (32-bit)

BLX Label

Arm syntax

BLX Rd [1]

BLX Label

Notes

[1] $Rd \neq PC$; $Rd \neq SP$

Instruction	4 T	5T	5TE	6	6J	6K	6KZ	6 Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main	
BLX	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	

- Thumb mode only
- Arm and Thumb modes

7.1.24 BMI

Description

Branch if negative

Thumb syntax (16-bit)

BMI Label [1]

Thumb syntax (32-bit)

BMI Label [1]

Notes

[1] if in an IT block, can only appear as the last instruction

Availability

	Instruction	4Т	5 T	5TE	6	ည	6K	6KZ	6 Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
l	BMI	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

7.1.25 BNE

Description

Branch if not equal

Thumb syntax (16-bit)

BNE Label [1]

Thumb syntax (32-bit)

BNE Label [1]

Notes

[1] if in an IT block, can only appear as the last instruction

Availability

	Instruction	4Т	5 T	5TE	6	ည	6K	6KZ	6 Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
E	BNE	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

7.1.26 BPL

Description

Branch is nonnegative

Thumb syntax (16-bit)

BPL Label [1]

Thumb syntax (32-bit)

BPL Label [1]

Notes

[1] if in an IT block, can only appear as the last instruction

Availability

	Instruction	4T	5T	5TE	6	6	6K	6KZ	6 Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
В	PL	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

7.1.27 BVC

Description

Branch if no overflow

Thumb syntax (16-bit)

BVC Label [1]

Thumb syntax (32-bit)

BVC Label [1]

Notes

[1] if in an IT block, can only appear as the last instruction

Availability

I	nstruction	4 T	5T	5TE	6	၅	6 X	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
BVC		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

7.1.28 BVS

Description

Branch is overflow

Thumb syntax (16-bit)

BVS Label [1]

Thumb syntax (32-bit)

BVS Label [1]

Notes

[1] if in an IT block, can only appear as the last instruction

Availability

	Instruction	4Т	5T	5TE	6	ည	6K	6KZ	6 Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
E	BVS	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

7.1.29 BX

Description

Branch and exchange

Thumb syntax (16-bit)

Arm syntax

BX Rd

Notes

[1] $Rd \neq PC$; $Rd \neq SP$

Instruction	4 T	5T	5TE	6	6J	6K	6KZ	6 Z	6ZK	6T2	7VE	7-R	7-A	8-A		8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main	
BX	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	

- Thumb mode only
- Arm and Thumb modes

7.1.30 BXJ

Description

Branch and change to Jazelle state

Thumb syntax (32-bit)

BXJ Rd [1]

Arm syntax

BXJ Rd [1]

Notes

[1] $Rd \neq PC$; $Rd \neq SP$

Availability

	Instruction	4T	5T	5TE	တ	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
E	3XJ					•	•	•	•	•	•	•	•	•	•	•	•	•	•	•						

Arm and Thumb modes

7.1.31 CBNZ

Description

Branch if nonzero

Thumb syntax (16-bit)

CBNZ Rd, Label [1]

Notes

[1] not permitted in an IT block

Availability

Instruction	n :	4T	5T	5TE	6	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A		8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
CBNZ											•	•	•	•	•	•	•	•	•	•			•	•	•	•

• Thumb mode only

7.1.32 CBZ

Description

Branch if zero

Thumb syntax (16-bit)

CBZ Rd, Label [1]

Notes

[1] not permitted in an IT block

Availability

Instructi	on	4T	5T	5TE	6	6	6 X	6KZ	6 Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A		8.3-A	8.4-A	8-R	6-M	M-S9	7-M	7E-M	8-M.Base	8-M.Main
CBZ											•	•	•	•	•	•	•	•	•	•			•	•	•	•

• Thumb mode only

7.1.33 CDP

Description

Coprocessor data operation

Thumb syntax (32-bit)

CDP Pn, 0...15, CRx, CRy, CRz [1]

Arm syntax

CDP Pn, 0...15, CRx, CRy, CRz [1]

Notes

[1] constants may be prefixed by "#"

Instruction	4T	5T	5TE	6	GJ	6K	6KZ	6 Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
CDP										•	•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.34 CDP2

Description

Coprocessor data operation

Thumb syntax (32-bit)

CDP2 Pn, 0...15, CRx, CRy, CRz [1]

Arm syntax

CDP2 Pn, 0...15, CRx, CRy, CRz [1]

Notes

[1] constants may be prefixed by "#"

Instruction	4 T	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E	8-M.Base	8-M.Main
CDP2										•	•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.35 **CLREX**

Description

Clear exclusive

Thumb syntax (32-bit)

CLREX

Arm syntax

CLREX

Instruction	4T	5T	5TE	6	၅	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E	8-M.Base	8-M.Main
CLREX						•	•	•	•	•	•	•	•	•	•	•	•	•	•			•	•	•	•

- Arm mode only
- Thumb mode onlyArm and Thumb modes

7.1.36 CLZ

Description

Count leading zeros

Thumb syntax (32-bit)

CLZ *Rd*, *Rn* [1]

Arm syntax

CLZ Rd, Rn [2]

Notes

[1] Rd, $Rn \neq PC$; Rd, $Rn \neq SP$; only available when 'Relaxed UAL' enabled

[2] Rd, $Rn \neq PC$; only available when 'Relaxed UAL' enabled

Instruction	4Т	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
CLZ		•	•							•	•	•	•	•	•	•	•	•	•			•	•		•

- Arm mode only
- Thumb mode only

7.1.37 CMN

Description

Compare negated

Thumb syntax (16-bit)

CMN	Rn, Rm	[1]
CMNS	Rd, Rn	[2]

Thumb syntax (32-bit)

CMN	Rn, #const	[3]
CMN	Rn, Rm, shift	[4]
CMNS	Rd, #const	[5]
CMNS	Rd, Rn, shift	[6]

Arm syntax

CMN	Rn, #const	[7]
CMN	Rn, Rm, shift	[8]
CMNS	Rd, #const	[9]
CMNS	Rd, Rn, shift	[10]

Notes

- [1] Rn, Rm must be **R0**...**R7**
- [2] *Rd*, *Rn* must be **R0**...**R7**
- [3] $Rn \neq PC$; const is one of \$00xy00xy, \$xy00xy00, \$xyxyxyxy, \$xy LSL 0...24
- [4] $Rn, Rm \neq PC; Rm \neq SP; shift is one of LSL #0...31, LSR #1...32, ASR #1...32, RRX$
- [5] $Rd \neq PC$; const is one of \$00xy00xy, \$xy00xy00, \$xyxyxyxy, \$xy LSL 0...24
- [6] Rd, $Rn \neq PC$; $Rn \neq SP$; shift is one of LSL #0...31, LSR #1...32, ASR #1...32, RRX
- [7] $Rn \neq PC$; const is \$xy ROR 2n
- [8] Rn, $Rm \neq PC$; $Rm \neq SP$; shift is one of LSL #0...31/Rs, LSR #1...32/Rs, ASR #1...32/Rs, ROR #1...31/Rs, RRX
- [9] $Rd \neq PC$; const is \$xy ROR 2n
- [10] Rd, $Rn \neq PC$; $Rn \neq SP$; shift is one of LSL #0...31/Rs, LSR #1...32/Rs, ASR #1...32/Rs, ROR #1...31/Rs, RRX

Instruction	4T	5T	5TE	6	၅	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	M-S9	7-M	7E-M	8-M.Base	8-M.Main
CMN	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.38 CMP

Description

Compare

Thumb syntax (16-bit)

CMP	Rn, Rm	[1]
CMP	Rn ,# 0255	[2]
CMPS	Rd, Rn	[3]
CMPS	Rd , #0255	[4]

Thumb syntax (32-bit)

CMP	Rn, #const	[5]
CMP	Rn, Rm, shift	[6]
CMPS	Rd, #const	[7]
CMPS	Rd, Rn, shift	[8]

Arm syntax

CMP	Rn, #const	[9]
CMP	Rn, Rm, shift	[10]
CMPS	Rd, #const	[11]
CMPS	Rd, Rn, shift	[12]

Notes

- [1] Rn, $Rm \neq PC$; $Rm \neq SP$
- [2] Rn must be R0...R7
- [3] Rd, $Rn \neq PC$; $Rn \neq SP$
- [4] Rd must be R0...R7
- [5] $Rn \neq PC$; const is one of \$00xy00xy, \$xy00xy00, \$xyxyxyxy, \$xy LSL 0...24
- [6] $Rn, Rm \neq PC; Rm \neq SP; shift is one of LSL #0...31, LSR #1...32, ASR #1...32, RRX$
- [7] $Rd \neq PC$; const is one of \$00xy00xy, \$xy00xy00, \$xyxyxyxy, \$xy LSL 0...24
- [8] Rd, $Rn \neq PC$; $Rn \neq SP$; shift is one of LSL #0...31, LSR #1...32, ASR #1...32, RRX
- [9] $Rn \neq PC$; const is \$xy ROR 2n
- [10] Rn, $Rm \neq PC$; $Rm \neq SP$; shift is one of LSL #0...31/Rs, LSR #1...32/Rs, ASR #1...32/Rs, ROR #1...31/Rs, RRX
- [11] $Rd \neq PC$; const is \$xy ROR 2n
- [12] Rd, $Rn \neq PC$; $Rn \neq SP$; shift is one of LSL #0...31/Rs, LSR #1...32/Rs, ASR #1...32/Rs, ROR #1...31/Rs, RRX

Instruction	4T	5T	5TE	6	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
CMP	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.39 CPS

Description

Change processor state

Thumb syntax (32-bit)

CPS #0...31 [1]

Arm syntax

CPS #0...31 [1]

Notes

[1] not permitted in an IT block

Availability

	Instruction	4Т	5T	5TE	6	ည	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
C	PS											•	•	•	•	•	•	•	•	•						

7.1.40 **CPSID**

Description

Change processor state

Thumb syntax (16-bit)

[1] **CPSID** flags

Thumb syntax (32-bit)

[1] **CPSID** flags [1] **CPSID** flags, #0...31

Arm syntax

CPSID [2] flags **CPSID** [2] flags, #0...31

Notes

[1] flags is any combination of 'A', 'I', and 'F'; not permitted in an IT block [2] flags is any combination of 'A', 'I', and 'F'

Instruction	4 T	5T	5TE	6	<u>6</u>	6K	6KZ	6 Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
CPSID				•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Thumb mode only
- Arm and Thumb modes

CPSIE 7.1.41

Description

Change processor state

Thumb syntax (16-bit)

[1] **CPSIE** flags

Thumb syntax (32-bit)

[1] **CPSIE** flags [1] **CPSIE** flags, #0...31

Arm syntax

CPSIE [2] flags **CPSIE** [2] flags, #0...31

Notes

[1] flags is any combination of 'A', 'I', and 'F'; not permitted in an IT block [2] flags is any combination of 'A', 'I', and 'F'

Instruction	4Т	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
CPSIE				•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.42 CPY

Description

Copy

Thumb syntax (16-bit)

CPY Rd, Rn

Arm syntax

CPY Rd, Rn

Instruction	4 T	5T	5TE	6	၅	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E	8-M.Base	8-M.Main
CPY	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Arm mode only
- Thumb mode onlyArm and Thumb modes

7.1.43 CRC32B

Description

CRC32 checksum byte

Thumb syntax (32-bit)

CRC32B Rd, Rn, Rm

Arm syntax

CRC32B Rd, Rn, Rm

Availability

Instruction	4 T	5T	5TE	6	<u>6</u>	6K	6KZ	6 Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	M-S9	M-2	7E-M	8-M.Base	8-M.Main
CRC32B														•	•	•	•	•	•						

7.1.44 CRC32CB

Description

CRC32-C checksum byte

Thumb syntax (32-bit)

CRC32CB Rd, Rn, Rm

Arm syntax

CRC32CB Rd, Rn, Rm

Availability

Instruction	4 T	5T	5TE	6	GJ	6 X	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
CRC32CB														•	•	•	•	•	•						

7.1.45 CRC32CH

Description

CRC32-C checksum halfword

Thumb syntax (32-bit)

CRC32CH Rd, Rn, Rm

Arm syntax

CRC32CH Rd, Rn, Rm

Availability

Instruction	4 T	5T	5TE	6	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
CRC32CH														•	•	•	•	•	•						

7.1.46 CRC32CW

Description

CRC32-C checksum word

Thumb syntax (32-bit)

CRC32CW Rd, Rn, Rm

Arm syntax

CRC32CW Rd, Rn, Rm

Availability

Instruction	4 T	5T	5TE	6	GJ	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
CRC32CW														•	•	•	•	•	•						

7.1.47 CRC32H

Description

CRC32 checksum halfword

Thumb syntax (32-bit)

CRC32H Rd, Rn, Rm

Arm syntax

CRC32H Rd, Rn, Rm

Availability

Instruction	4T	5T	5TE	6	<u>6</u>	6K	6KZ	6 Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
CRC32H														•	•	•	•	•	•						

7.1.48 CRC32W

Description

CRC32 checksum word

Thumb syntax (32-bit)

CRC32W Rd, Rn, Rm

Arm syntax

CRC32W Rd, Rn, Rm

Availability

Instruction	4T	5T	5TE	6	၅	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	M-S9	7-M	7E-M	8-M.Base	8-M.Main
CRC32W														•	•	•	•	•	•						

7.1.49 **DBG**

Description

Debug

Thumb syntax (32-bit)

DBG #0...15

Arm syntax

DBG #0...15

Instruction	4 T	5T	5TE	6	၅	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	٠.	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7 E	8-M.Base	8-M.Main
DBG				•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•			•	•		•

- Arm mode only
- Thumb mode onlyArm and Thumb modes

7.1.50 DCPS1

Description

Debug switch to exception level 1

Thumb syntax (32-bit)

DCPS1

Availability

Instruction	4T	5 T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	M-S9	7-M	7E-M	8-M.Base	8-M.Main
DCPS1														•	•	•	•	•	•						

Thumb mode only

7.1.51 DCPS2

Description

Debug switch to exception level 2

Thumb syntax (32-bit)

DCPS2

Availability

Instruction	4T	5 T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	M-S9	7-M	7E-M	8-M.Base	8-M.Main
DCPS2														•	•	•	•	•	•						

Thumb mode only

7.1.52 DCPS3

Description

Debug switch to exception level 3

Thumb syntax (32-bit)

DCPS3

Availability

Instruction	4T	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	M-S9	7-M	7E-M	8-M.Base	8-M.Main
DCPS3														•	•	•	•	•	•						

Thumb mode only

7.1.53 DMB

Description

Data memory barrier

Thumb syntax (32-bit)

DMB #0...15

Arm syntax

DMB #0...15

Instruction	4T	5T	5TE	6	၅	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7	8-M.Base	8-M.Main
DMB											•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.54 DSB

Description

Data synchronization barrier

Thumb syntax (32-bit)

DSB #0...15

Arm syntax

DSB #0...15

Instruction	4 T	5T	5TE	6	GJ	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
DSB											•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.55 EOR

Description

Bitwise exclusive-or

Thumb syntax (16-bit)

EURS Ka, Kn	EORS	Rd, Rn	Γ	1]	
-------------	------	--------	---	----	--

Thumb syntax (32-bit)

EOR	Rd, Rn, #const	[2]
EOR	Rd, Rn, Rm, shift	[3]
EORS	Rd, Rn, #const	[2]
EORS	Rd, Rn, Rm, shift	[3]

Arm syntax

EOR	Rd, Rn, #const	[4]
EOR	Rd, Rn, Rm, shift	[5]
EORS	Rd, Rn, #const	[4]
EORS	Rd, Rn, Rm, shift	[5]

Notes

- [1] Rd, Rn must be R0...R7; ordering Rd, Rn, Rd is also permitted; EOR permitted in an IT block
- [2] Rd, Rn \neq PC; Rd, Rn \neq SP; const is one of \$00xy00xy, \$xy00xy00, \$xyxyxyxy, \$xy LSL 0...24
- [3] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$; shift is one of LSL #0...31, LSR #1...32, ASR #1...32, RRX
- [4] Rd, $Rn \neq PC$; Rd, $Rn \neq SP$; const is \$xy ROR 2n
- [5] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$; shift is one of LSL #0...31/Rs, LSR #1...32/Rs, ASR #1...32/Rs, ROR #1...31/Rs, RRX

Instruction	4T	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
EOR	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.56 ERET

Description

Exception return

Thumb syntax (32-bit)

ERET

Arm syntax

ERET

Availability

Instruction	4T	5T	5TE	6	၅	65	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
ERET											•														

7.1.57 ESB

Description

Exception synchronization barrier

Thumb syntax (32-bit)

ESB

Arm syntax

ESB

Availability

Instruction	4Т	5T	5TE	6	၅	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
ESB																•	•	•	•						

7.1.58 **FABSD**

Description

Floating-point absolute

Thumb syntax (32-bit)

[1] **FABSD** Dd, Dn

Arm syntax

[1] **FABSD** Dd, Dn

Notes

[1] only available when 'Relaxed UAL' enabled

Instruction	4T	5T	5TE	6	၅	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
FABSD											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode onlyArm and Thumb modes

7.1.59 **FABSS**

Description

Floating-point absolute

Thumb syntax (32-bit)

[1] **FABSS** Sd, Sn

Arm syntax

[1] **FABSS** Sd, Sn

Notes

[1] only available when 'Relaxed UAL' enabled

Instruction	4 T	5T	5TE	6	6	6 K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
FABSS											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode onlyArm and Thumb modes

7.1.60 **FADDD**

Description

Floating-point add

Thumb syntax (32-bit)

[1] FADDD Dd, Dn, Dm

Arm syntax

[1] FADDD Dd, Dn, Dm

Notes

[1] only available when 'Relaxed UAL' enabled

Instruction	4 T	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
FADDD											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode onlyArm and Thumb modes

7.1.61 FADDS

Description

Floating-point add

Thumb syntax (32-bit)

FADDS Sd, Sn, Sm [1]

Arm syntax

FADDS Sd, Sn, Sm [1]

Notes

[1] only available when 'Relaxed UAL' enabled

Instruction	4 T	5T	5TE	6	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
FADDS											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

FCMPD 7.1.62

Description

Floating-point compare

Thumb syntax (32-bit)

[1] **FCMPD** Dd, Dn

Arm syntax

[1] **FCMPD** Dd, Dn

Notes

[1] only available when 'Relaxed UAL' enabled

Instruction	4Т	5T	5TE	တ	၅	6 K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
FCMPD											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode onlyArm and Thumb modes

7.1.63 FCMPED

Description

Floating-point compare raising exception on NaN

Thumb syntax (32-bit)

FCMPED Dd, Dn

[1]

Arm syntax

FCMPED Dd, Dn

[1]

Notes

[1] only available when 'Relaxed UAL' enabled

Instruction	4T	5T	5TE	6	၅	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
FCMPED											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.64 FCMPES

Description

Floating-point compare raising exception on NaN

Thumb syntax (32-bit)

FCMPES Sd, Sn

[1]

Arm syntax

FCMPES Sd, Sn

[1]

Notes

[1] only available when 'Relaxed UAL' enabled

Instruction	4 T	5T	5TE	6	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
FCMPES											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.65 **FCMPS**

Description

Floating-point compare

Thumb syntax (32-bit)

[1] **FCMPS** Sd, Sn

Arm syntax

[1] **FCMPS** Sd, Sn

Notes

[1] only available when 'Relaxed UAL' enabled

	Instruction	4T	5T	5TE	6	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
F	CMPS											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode onlyArm and Thumb modes

7.1.66 FCVTDS

Thumb syntax (32-bit)

FCVTDS Dd, Sn [1]

Arm syntax

FCVTDS Dd, Sn [1]

Notes

[1] only available when 'Relaxed UAL' enabled

Instruction	4T	5T	5TE	6	<u></u>	6 K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
FCVTDS											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.67 FCVTSD

Thumb syntax (32-bit)

FCVTSD Sd, Dn [1]

Arm syntax

FCVTSD Sd, Dn [1]

Notes

[1] only available when 'Relaxed UAL' enabled

Instruction	4Т	5T	5TE	6	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
FCVTSD											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.68 FDIVD

Description

Floating-point divide

Thumb syntax (32-bit)

FDIVD Dd, Dn, Dm [1]

Arm syntax

FDIVD Dd, Dn, Dm [1]

Notes

[1] only available when 'Relaxed UAL' enabled

Instruction	4T	5T	5TE	6	၅	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-I	8-M.Base	8-M.Main
FDIVD											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

[1]

7.1.69 FDIVS

Description

Floating-point divide

Thumb syntax (32-bit)

FDIVS Sd, Sn, Sm

Arm syntax

FDIVS *Sd*, *Sn*, *Sm* [1]

Notes

[1] only available when 'Relaxed UAL' enabled

Instruction	4T	5T	5TE	6	၅	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-I	8-M.Base	8-M.Main
FDIVS											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.70 FMDRR

Thumb syntax (32-bit)

FMDRR Dd, Rn, Rm [1]

Notes

[1] only available when 'Relaxed UAL' enabled

Availability

Instruction	4 T	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	M-S9	7-M	7E-M	8-M.Base	8-M.Main
FMDRR											•	•	•	•	•	•	•	•	•			•	•	•	•

7.1.71 FMRRD

Thumb syntax (32-bit)

FMRRD *Rd1*, *Rd2*, *Dn* [1]

Notes

[1] only available when 'Relaxed UAL' enabled

Availability

Instruction	4T	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	M-S9	7-M	7E-M	8-M.Base	8-M.Main
FMRRD											•	•	•	•	•	•	•	•	•			•	•	•	•

7.1.72 FMRS

Thumb syntax (32-bit)

FMRS Rd, Sn [1]

Notes

[1] only available when 'Relaxed UAL' enabled

Availability

Instruction	4T	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	M-S9	7-M	7E-M	8-M.Base	8-M.Main
FMRS											•	•	•	•	•	•	•	•	•			•	•	•	•

7.1.73 FMSR

Thumb syntax (32-bit)

FMSR Sd, Rn [1]

Notes

[1] only available when 'Relaxed UAL' enabled

Availability

Instruction	4 T	5 T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
FMSR											•	•	•	•	•	•	•	•	•			•	•	•	•

7.1.74 FMSTAT

Thumb syntax (32-bit)

FMSTAT

Availability

Instruction	4 T	5 T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
FMSTAT											•	•	•	•	•	•	•	•	•			•	•	•	•

7.1.75 FMULD

Description

Floating-point multiply

Thumb syntax (32-bit)

FMULD Dd, Dn, Dm [1]

Arm syntax

FMULD Dd, Dn, Dm [1]

Notes

[1] only available when 'Relaxed UAL' enabled

Instruction	4T	5T	5TE	6	၅	6 X	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-I	8-M.Base	8-M.Main
FMULD											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.76 FMULS

Description

Floating-point multiply

Thumb syntax (32-bit)

FMULS Sd, Sn, Sm

[1]

Arm syntax

FMULS Sd, Sn, Sm

[1]

Notes

[1] only available when 'Relaxed UAL' enabled

Instruction	4T	5T	5TE	6	၅	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-I	8-M.Base	8-M.Main
FMULS											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.77 **FNEGD**

Description

Floating-point negate

Thumb syntax (32-bit)

[1] **FNEGD** Dd, Dn

Arm syntax

[1] **FNEGD** Dd, Dn

Notes

[1] only available when 'Relaxed UAL' enabled

	Instruction	4T	5T	5TE	6	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
F	NEGD											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode onlyArm and Thumb modes

7.1.78 FNEGS

Description

Floating-point negate

Thumb syntax (32-bit)

FNEGS Sd, Sn [1]

Arm syntax

FNEGS Sd, Sn [1]

Notes

[1] only available when 'Relaxed UAL' enabled

	Instruction	4T	5T	5TE	6	၅	6 X	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
F	NEGS											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.79 FSITOD

Thumb syntax (32-bit)

FSITOD Dd, Sn [1]

Arm syntax

FSITOD Dd, Sn [1]

Notes

[1] only available when 'Relaxed UAL' enabled

Instruction	4 T	5T	5TE	6	၅	65	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E	8-M.Base	8-M.Main
FSITOD											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.80 FSITOS

Thumb syntax (32-bit)

FSITOS Sd, Sn [1]

Arm syntax

FSITOS Sd, Sn [1]

Notes

[1] only available when 'Relaxed UAL' enabled

Instruction	4 T	5T	5TE	6	၅	65	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E	8-M.Base	8-M.Main
FSITOS											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.81 FSQRTD

Description

Floating-point square root

Thumb syntax (32-bit)

FSQRTD Dd, Dn [1]

Arm syntax

FSQRTD Dd, Dn [1]

Notes

[1] only available when 'Relaxed UAL' enabled

Instruction	4T	5T	5TE	6	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
FSQRTD											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

[1]

FSQRTS 7.1.82

Description

Floating-point square root

Thumb syntax (32-bit)

FSQRTS Sd, Sn

Arm syntax

[1] **FSQRTS** Sd, Sn

Notes

[1] only available when 'Relaxed UAL' enabled

Instruction	4Т	5 T	5TE	6	ည	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	M-S9	7-M	7E-M	8-M.Base	8-M.Main
FSQRTS											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode onlyArm and Thumb modes

7.1.83 FSUBD

Description

Floating-point subtract

Thumb syntax (32-bit)

FSUBD Dd, Dn, Dm [1]

Arm syntax

FSUBD Dd, Dn, Dm [1]

Notes

[1] only available when 'Relaxed UAL' enabled

Instruction	4T	5T	5TE	6	L9	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
FSUBD											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

FSUBS 7.1.84

Description

Floating-point subtract

Thumb syntax (32-bit)

[1] **FSUBS** Sd, Sn, Sm

Arm syntax

[1] **FSUBS** Sd, Sn, Sm

Notes

[1] only available when 'Relaxed UAL' enabled

Instruction	4 T	5T	5TE	6	၅	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-	8-M.Base	8-M.Main
FSUBS											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode onlyArm and Thumb modes

7.1.85 FTOSIZD

Thumb syntax (32-bit)

FTOSIZD Sd, Dn [1]

Arm syntax

FTOSIZD Sd, Dn [1]

Notes

[1] only available when 'Relaxed UAL' enabled

Instruction	4 T	5T	5TE	6	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	M-S9	7-M	7E-M	8-M.Base	8-M.Main
FTOSIZD											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.86 FTOSIZS

Thumb syntax (32-bit)

FTOSIZS Sd, Sn [1]

Arm syntax

FTOSIZS Sd, Sn [1]

Notes

[1] only available when 'Relaxed UAL' enabled

Instruction	4T	5T	5TE	6	<u></u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
FTOSIZS											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.87 FTOUIZD

Thumb syntax (32-bit)

FTOUIZD Sd, Dn [1]

Arm syntax

FTOUIZD Sd, Dn [1]

Notes

[1] only available when 'Relaxed UAL' enabled

Instruction	4T	5T	5TE	6	<u>6</u>	6 天	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
FTOUIZD											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.88 FTOUIZS

Thumb syntax (32-bit)

FTOUIZS Sd, Sn [1]

Arm syntax

FTOUIZS Sd, Sn [1]

Notes

[1] only available when 'Relaxed UAL' enabled

Instruction	4Т	5T	5TE	6	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
FTOUIZS											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.89 **FUITOD**

Thumb syntax (32-bit)

FUITOD Dd, Sn [1]

Arm syntax

FUITOD Dd, Sn [1]

Notes

[1] only available when 'Relaxed UAL' enabled

Instruction	4 T	5T	5TE	6	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	M-S9	7-M	7E-M	8-M.Base	8-M.Main
FUITOD											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.90 FUITOS

Thumb syntax (32-bit)

FUITOS Sd, Sn [1]

Arm syntax

FUITOS Sd, Sn [1]

Notes

[1] only available when 'Relaxed UAL' enabled

Instruction	4T	5T	5TE	6	၅	65	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E	8-M.Base	8-M.Main
FUITOS											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.91 HLT

Description

Halt

Thumb syntax (16-bit)

HLT #0...63

Arm syntax

HLT *Rd*, #0...65535

Availability

	Instruction	4T	5T	5TE	6	<u>6</u>	6K	6KZ	6 Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
H	ILT														•	•	•	•	•	•						

Arm and Thumb modes

7.1.92 HVC

Description

Hypervisor call

Thumb syntax (32-bit)

HVC #0...65535

Arm syntax

HVC *Rd*, #0...65535

Availability

	Instruction	4 T	5T	5TE	6	<u></u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A		8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
ŀ	HVC											•			•	•	•	•	•	•						

Arm and Thumb modes

7.1.93 ISB

Description

Instruction synchronization barrier

Thumb syntax (32-bit)

ISB #0...15

Arm syntax

ISB #0...15

Instruction	4T	5T	5TE	6	၅	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7 E	8-M.Base	8-M.Main
ISB											•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.94 IT

Description

If-Then

Thumb syntax (16-bit)

IT cond [1]

Notes

[1] cond is one of EQ, NE, CS, HS, CC, LO, MI, PL, VS, VC, HI, LS, GE, LT, GT, LE, AL

Availability

Instruction	4T	5T	5TE	6	6	6 K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E	8-M.Base	8-M.Main
IT										•	•	•	•	•	•	•	•	•	•			•	•	•	•

7.1.95 ITE

Description

If-Then-Else

Thumb syntax (16-bit)

ITE cond [1]

Notes

[1] cond is one of EQ, NE, CS, HS, CC, LO, MI, PL, VS, VC, HI, LS, GE, LT, GT, LE, AL

Availability

Instruction	4 T	5T	5TE	6	6	6K	6KZ	6 Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
ITE										•	•	•	•	•	•	•	•	•	•			•	•	•	•

7.1.96 ITEE

Description

If-Then-Else-Else

Thumb syntax (16-bit)

ITEE cond [1]

Notes

[1] cond is one of EQ, NE, CS, HS, CC, LO, MI, PL, VS, VC, HI, LS, GE, LT, GT, LE, AL

Availability

Instruction	4 T	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
ITEE										•	•	•	•	•	•	•	•	•	•			•	•	•	•

7.1.97 ITEEE

Description

If-Then-Else-Else

Thumb syntax (16-bit)

ITEEE cond [1]

Notes

[1] cond is one of EQ, NE, CS, HS, CC, LO, MI, PL, VS, VC, HI, LS, GE, LT, GT, LE, AL

Availability

Instruction	4 T	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
ITEEE										•	•	•	•	•	•	•	•	•	•			•	•	•	•

7.1.98 ITEET

Description

If-Then-Else-Else-Then

Thumb syntax (16-bit)

ITEET cond [1]

Notes

[1] cond is one of EQ, NE, CS, HS, CC, LO, MI, PL, VS, VC, HI, LS, GE, LT, GT, LE, AL

Availability

Instruction	4T	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
ITEET										•	•	•	•	•	•	•	•	•	•			•	•	•	•

7.1.99 ITET

Description

If-Then-Else-Then

Thumb syntax (16-bit)

ITET cond [1]

Notes

[1] cond is one of EQ, NE, CS, HS, CC, LO, MI, PL, VS, VC, HI, LS, GE, LT, GT, LE, AL

Availability

Instruction	4 T	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
ITET										•	•	•	•	•	•	•	•	•	•			•	•	•	•

7.1.100 ITETE

Description

If-Then-Else-Then-Else

Thumb syntax (16-bit)

ITETE cond [1]

Notes

[1] cond is one of EQ, NE, CS, HS, CC, LO, MI, PL, VS, VC, HI, LS, GE, LT, GT, LE, AL

Availability

Instruction	4 T	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
ITETE										•	•	•	•	•	•	•	•	•	•			•	•	•	•

7.1.101 ITETT

Description

If-Then-Else-Then-Then

Thumb syntax (16-bit)

ITETT cond [1]

Notes

[1] cond is one of EQ, NE, CS, HS, CC, LO, MI, PL, VS, VC, HI, LS, GE, LT, GT, LE, AL

Availability

Instruction	4T	5T	5TE	6	6J	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
ITETT										•	•	•	•	•	•	•	•	•	•			•	•	•	•

7.1.102 ITT

Description

If-Then-Then

Thumb syntax (16-bit)

ITT cond [1]

Notes

[1] cond is one of EQ, NE, CS, HS, CC, LO, MI, PL, VS, VC, HI, LS, GE, LT, GT, LE, AL

Availability

Instruction	4 T	5T	5TE	6	6	6K	6KZ	6 Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
ITT										•	•	•	•	•	•	•	•	•	•			•	•	•	•

7.1.103 ITTE

Description

If-Then-Then-Else

Thumb syntax (16-bit)

ITTE cond [1]

Notes

[1] cond is one of EQ, NE, CS, HS, CC, LO, MI, PL, VS, VC, HI, LS, GE, LT, GT, LE, AL

Availability

Instruction	4T	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
ITTE										•	•	•	•	•	•	•	•	•	•			•	•	•	•

7.1.104 ITTEE

Description

If-Then-Then-Else-Else

Thumb syntax (16-bit)

ITTEE cond [1]

Notes

[1] cond is one of EQ, NE, CS, HS, CC, LO, MI, PL, VS, VC, HI, LS, GE, LT, GT, LE, AL

Availability

Instruction	4 T	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
ITTEE										•	•	•	•	•	•	•	•	•	•			•	•	•	•

7.1.105 ITTET

Description

If-Then-Then-Else-Then

Thumb syntax (16-bit)

ITTET cond [1]

Notes

[1] cond is one of EQ, NE, CS, HS, CC, LO, MI, PL, VS, VC, HI, LS, GE, LT, GT, LE, AL

Availability

Instruction	4 T	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
ITTET										•	•	•	•	•	•	•	•	•	•			•	•	•	•

7.1.106 ITTT

Description

If-Then-Then-Then

Thumb syntax (16-bit)

ITTT cond [1]

Notes

[1] cond is one of EQ, NE, CS, HS, CC, LO, MI, PL, VS, VC, HI, LS, GE, LT, GT, LE, AL

Availability

Instruction	4 T	5T	5TE	6	6	6K	6KZ	6 Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E	8-M.Base	8-M.Main
ITTT										•	•	•	•	•	•	•	•	•	•			•	•	•	•

7.1.107 ITTTE

Description

If-Then-Then-Else

Thumb syntax (16-bit)

ITTTE cond [1]

Notes

[1] cond is one of EQ, NE, CS, HS, CC, LO, MI, PL, VS, VC, HI, LS, GE, LT, GT, LE, AL

Availability

Instruction	4 T	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
ITTTE										•	•	•	•	•	•	•	•	•	•			•	•	•	•

7.1.108 ITTTT

Description

If-Then-Then-Then

Thumb syntax (16-bit)

ITTTT cond [1]

Notes

[1] cond is one of EQ, NE, CS, HS, CC, LO, MI, PL, VS, VC, HI, LS, GE, LT, GT, LE, AL

Availability

Instruction	4 T	5T	5TE	6	6	6K	6KZ	6 Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-	8-M.Base	8-M.Main
ITTTT										•	•	•	•	•	•	•	•	•	•			•	•	•	•

7.1.109 LDA

Description

Load-acquire word

Thumb syntax (32-bit)

Arm syntax

LDA Rd, [Rn] [1]

Notes

[1] Rd, $Rn \neq PC$; $Rd \neq SP$

Instruction	4 T	5T	5TE	6	<u>6</u>	6 K	6KZ	6Z	6ZK	6T2	7VE	7-R	Į.	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
LDA														•	•	•	•	•	•					•	•

- Thumb mode only
- Arm and Thumb modes

7.1.110 LDAB

Description

Load-acquire byte

Thumb syntax (32-bit)

LDAB Rd, [Rn] [1]

Arm syntax

LDAB Rd, [Rn] [1]

Notes

[1] Rd, $Rn \neq PC$; $Rd \neq SP$

	Instruction	4T	5 T	5TE	6	<u></u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
L	DAB														•	•	•	•	•	•					•	•

- Thumb mode only
- Arm and Thumb modes

7.1.111 LDAEX

Description

Load-acquire word exclusive

Thumb syntax (32-bit)

LDAEX Rd, [Rn] [1]

Arm syntax

LDAEX Rd, [Rn] [1]

Notes

[1] Rd, $Rn \neq PC$; $Rd \neq SP$

Instruction	4 T	5 T	5TE	6	<u>6</u>	6 K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
LDAEX														•	•	•	•	•	•					•	•

- Thumb mode only
- Arm and Thumb modes

7.1.112 LDAEXB

Description

Load-acquire byte exclusive

Thumb syntax (32-bit)

LDAEXB Rd, [Rn] [1]

Arm syntax

LDAEXB Rd, [Rn] [1]

Notes

[1] Rd, $Rn \neq PC$; $Rd \neq SP$

Instruction	4 T	5T	5TE	6	6	65	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
LDAEXB														•	•	•	•	•	•					•	•

- Thumb mode only
- Arm and Thumb modes

7.1.113 LDAEXD

Description

Load-acquire doubleword exclusive

Thumb syntax (32-bit)

LDAEXD *Rd1*, *Rd2*, [*Rn*] [1]

Arm syntax

LDAEXD *Rd1*, *Rd2*, [*Rn*] [2]

Notes

- [1] Rd1, Rd2, $Rn \neq PC$; $Rd1 \neq Rd2$
- [2] Rd1, Rd2, $Rn \neq PC$; $Rd1 \neq Rd2$; Rd1 must be an even-numbered register; Rd2 must be the following odd-numbered register

Availability

Instruction	4T	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A		8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
LDAEXD														•	•	•	•	•	•						

Arm and Thumb modes

7.1.114 LDAEXH

Description

Load-acquire halfword exclusive

Thumb syntax (32-bit)

LDAEXH Rd, [Rn] [1]

Arm syntax

LDAEXH Rd, [Rn] [1]

Notes

[1] Rd, $Rn \neq PC$; $Rd \neq SP$

Instruction	4 T	5T	5TE	6	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
LDAEXH														•	•	•	•	•	•					•	•

- Thumb mode only
- Arm and Thumb modes

7.1.115 LDAH

Description

Load-acquire halfword

Thumb syntax (32-bit)

LDAH Rd, [Rn] [1]

Arm syntax

LDAH Rd, [Rn] [1]

Notes

[1] Rd, $Rn \neq PC$; $Rd \neq SP$

	Instruction	4T	5T	5TE	6	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
L	_DAH														•	•	•	•	•	•					•	•

- Thumb mode only
- Arm and Thumb modes

7.1.116 LDM

Description

Load multiple

Thumb syntax (16-bit)

LDM	SP!, { <i>Rn</i> , <i>Rm</i> }	
LDM	Rd, {Rn, Rm}	[1]
LDM	Rd, {Rn, Rm}	[2]
LDM	Rd!, {Rn, Rm}	[1]

Thumb syntax (32-bit)

LDM	Rd, {Rn, Rm}	[2]
LDM	Rd!, {Rn, Rm}	[2]

Arm syntax

LDM	Rd, {Rn, Rm}	[2]
LDM	Rd!, {Rn, Rm}	[2]

Notes

- [1] Rd must be R0...R7; $Rd \neq PC$
- [2] $Rd \neq PC$

Instruction	4T	5T	5TE	o	6	6 K	6KZ	6 Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main	
LDM	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	

- Thumb mode only
- Arm and Thumb modes

7.1.117 LDMDA

Description

Load multiple decrement after

Thumb syntax (16-bit)

LDMDA Rd, {Rn, Rm...}

Thumb syntax (32-bit)

Arm syntax

Notes

[1] $Rd \neq PC$

Instruction	4 T	5T	5TE	o	6	6 K	6KZ	6 Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
LDMDA	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.118 LDMDB

Description

Load multiple decrement before

Thumb syntax (32-bit)

Arm syntax

Notes

 $[1] Rd \neq PC$

Instruction	4T	5T	5TE	6	6	6 K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A		8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
LDMDB	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•			•	•		•

- Arm mode only
- Thumb mode only
- Arm and Thumb modes

7.1.119 LDMEA

Description

Load multiple empty ascending

Thumb syntax (32-bit)

Arm syntax

Notes

 $[1] Rd \neq PC$

Instruction	4 T	5T	5TE	6	6	6 K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A		8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
LDMEA	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•			•	•		•

- Arm mode only
- Thumb mode only
- Arm and Thumb modes

7.1.120 LDMED

Description

Load multiple empty descending

Thumb syntax (16-bit)

LDMED Rd, $\{Rn$, Rm...

Thumb syntax (32-bit)

Arm syntax

LDMED Rd, {Rn, Rm...} [1]
LDMED Rd!, {Rn, Rm...} [1]

Notes

[1] $Rd \neq PC$

Instruction	4T	5T	5TE	6	<u>6</u>	6 K	6KZ	6 Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
LDMED	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.121 LDMFA

Description

Load multiple full ascending

Thumb syntax (16-bit)

LDMFA Rd, $\{Rn$, $Rm...\}$

Thumb syntax (32-bit)

Arm syntax

Notes

[1] $Rd \neq PC$

Instruction	4T	5T	5TE	6	<u>6</u>	6 K	6KZ	6 Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A		8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
LDMFA	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.122 LDMFD

Description

Load multiple full descending

Thumb syntax (16-bit)

LDMFD	SP! , { <i>Rn</i> , <i>Rm</i> }	
LDMFD	Rd, {Rn, Rm}	[1]
LDMFD	Rd, {Rn, Rm}	[2]
LDMFD	Rd!, {Rn, Rm}	[1]

Thumb syntax (32-bit)

LDMFD	Rd, {Rn, Rm}	[2]
LDMFD	Rd!, {Rn, Rm}	[2]

Arm syntax

LDMFD	Rd, {Rn, Rm}	[2]
LDMFD	Rd!, {Rn, Rm}	[2]

Notes

- [1] Rd must be R0...R7; $Rd \neq PC$
- [2] $Rd \neq PC$

Instruction	4 T	5T	5TE	o	6	6 K	6KZ	6 Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main	
LDMFD	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	

- Thumb mode only
- Arm and Thumb modes

7.1.123 LDMIA

Description

Load multiple increment after

Thumb syntax (16-bit)

LDMIA	SP!, { <i>Rn</i> , <i>Rm</i> }	
LDMIA	Rd, {Rn, Rm}	[1]
LDMIA	Rd, {Rn, Rm}	[2]
LDMIA	Rd!, {Rn, Rm}	[1]

Thumb syntax (32-bit)

LDMIA	Rd, {Rn, Rm}	[2]
LDMIA	Rd!, {Rn, Rm}	[2]

Arm syntax

LDMIA	Rd, {Rn, Rm}	[2]
LDMIA	Rd!, {Rn, Rm}	[2]

Notes

- [1] Rd must be R0...R7; $Rd \neq PC$
- [2] $Rd \neq PC$

Instruction	4T	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
LDMIA	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.124 LDMIB

Description

Load multiple increment before

Thumb syntax (16-bit)

LDMIB Rd, {Rn, Rm...}

Thumb syntax (32-bit)

Arm syntax

LDMIB Rd, {Rn, Rm...} [1]
LDMIB Rd!, {Rn, Rm...} [1]

Notes

[1] $Rd \neq PC$

Instruction	4T	5T	5TE	6	<u>6</u>	6 K	6KZ	6 Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A		8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
LDMIB	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.125 LDR

Description

Load word

Thumb syntax (16-bit)

LDR	Rd, [Rn, #0124]	[1]
LDR	<i>Rd</i> , [SP, #01020]	[2]
LDR	<i>Rd</i> , [PC , #01020]	[2]
LDR	Rd, [Rn, Rm]	[3]
LDR	Rd, #Label	

Thumb syntax (32-bit)

LDR	Rd,[Rn,#-2554095]	
LDR	Rd, [PC, #-40954095]	
LDR	Rd, [Rn, #-255255]!	[4]
LDR	Rd, [Rn], #-255255	[4]
LDR	Rd, [Rn, Rm]	[5]
LDR	Rd, [Rn, Rm, LSL #13]	[6]
LDR	Rd, #Label	

Arm syntax

LDR	Rd,[Rn,#-40954095]	
LDR	Rd, [Rn, #-40954095]!	[4]
LDR	Rd, [Rn], #-40954095	[4]
LDR	Rd, [Rn], ±Rm, shift	[7]
LDR	Rd, [Rn, ±Rm]	[8]
LDR	Rd , $[Rn$, $\pm Rm$]!	[8]

Notes

- [1] Rd, Rn must be R0...R7; offset a multiple of 4
- [2] offset a multiple of 4
- [3] *Rd*, *Rn*, *Rm* must be **R0**...**R7**
- [4] $Rn \neq PC$; $Rd \neq Rn$
- [5] Rn, $Rm \neq PC$; $Rm \neq SP$
- [6] Rn, $Rm \neq PC$; $Rm \neq SP$; LSL #0 is also permitted
- [7] Rn, $Rm \neq PC$; $Rm \neq SP$; $Rd \neq Rn$
- [8] $Rm \neq PC$; $Rm \neq SP$

Instruction	4T	5T	5TE	6	<u></u>	6 K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
LDR	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.126 LDRB

Description

Load byte

Thumb syntax (16-bit)

LDRB	Rd,[Rn,#031]	[1]
LDRB	Rd, [Rn, Rm]	[2]

Thumb syntax (32-bit)

LDRB	Rd, [Rn, #-2554095]	[3]
LDRB	<i>Rd</i> , [PC, #-40954095]	[3]
LDRB	Rd, [Rn, #-255255]!	[4]
LDRB	Rd, [Rn], #-255255	[4]
LDRB	Rd, [Rn, Rm, LSL #13]	[5]

Arm syntax

LDRB	Rd,[Rn,#-40954095]	[3]
LDRB	Rd, [Rn, #-40954095]!	[4]
LDRB	Rd, [Rn], #-40954095	[4]
LDRB	Rd, [Rn], ±Rm, shift	[6]
LDRB	Rd , $[Rn$, $\pm Rm$]	[7]
LDRB	Rd, [Rn, ±Rm]!	[6]

Notes

- [1] Rd, Rn must be R0...R7; Rd \neq PC; Rd \neq SP
- [2] Rd, Rn, Rm must be **R0**...**R7**
- [3] $Rd \neq PC$; $Rd \neq SP$
- [4] Rd, $Rn \neq PC$; $Rd \neq SP$; $Rd \neq Rn$
- [5] Rd, Rn, $Rm \neq PC$; Rd, $Rm \neq SP$; LSL #0 is also permitted
- [6] Rd, Rn, $Rm \neq PC$; Rd, $Rm \neq SP$; $Rd \neq Rn$
- [7] Rd, $Rm \neq PC$; Rd, $Rm \neq SP$

Instruction	4T	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main	
LDRB	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	l

- Thumb mode only
- Arm and Thumb modes

7.1.127 LDRBT

Description

Load byte, user mode

Thumb syntax (32-bit)

LDRBT Rd, [Rn, #0...255] [1]

Arm syntax

LDRBT Rd, [Rn], #-4095...4095 [2] LDRBT Rd, [Rn], ±Rm, shift [3]

Notes

[1] Rd, $Rn \neq PC$; $Rd \neq SP$

[2] Rd, $Rn \neq PC$; $Rd \neq SP$; $Rd \neq Rn$

[3] Rd, Rn, $Rm \neq PC$; Rd, $Rm \neq SP$; $Rd \neq Rn$

Instruction	4 T	5T	5TE	6	6J	6 K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main	
LDRBT	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•			•	•		•	

- Arm mode only
- Thumb mode only
- Arm and Thumb modes

7.1.128 LDRD

Description

Load doubleword

Thumb syntax (32-bit)

LDRD	Rd1, Rd2, [Rn, #-10201020]	[1]
LDRD	Rd1, Rd2, [Rn, #-10201020]!	[2]
LDRD	Rd1, Rd2, [Rn], #-10201020	[2]

Arm syntax

LDRD	Rd1, Rd2, [Rn, #-255255]	[3]
LDRD	Rd1, Rd2, [Rn, #-255255]!	[4]
LDRD	Rd1, Rd2, [Rn], #-255255	[4]
LDRD	$Rd1$, $Rd2$, $[Rn, \pm Rm]$	[5]
LDRD	$Rd1$, $Rd2$, $[Rn, \pm Rm]!$	[6]
LDRD	Rd1, Rd2, [Rn], ±Rm	[6]

Notes

- [1] Rd1, $Rd2 \neq PC$; Rd1, $Rd2 \neq SP$; $Rd1 \neq Rd2$; offset a multiple of 4
- [2] Rd1, Rd2, Rn \neq PC; Rd1, Rd2 \neq SP; Rd1 \neq Rd2 \neq Rn; offset a multiple of 4
- [3] Rd1, $Rd2 \neq PC$; $Rd2 \neq SP$; $Rd1 \neq Rd2$; Rd1 must be an even-numbered register; Rd2 must be the following odd-numbered register
- [4] Rd1, Rd2, $Rn \neq PC$; $Rd2 \neq SP$; $Rd1 \neq Rd2 \neq Rn$; Rd1 must be an even-numbered register; Rd2 must be the following odd-numbered register
- [5] Rd1, Rd2, $Rm \neq PC$; Rd2, $Rm \neq SP$; $Rd1 \neq Rd2 \neq Rm$; Rd1 must be an even-numbered register; Rd2 must be the following odd-numbered register
- [6] Rd1, Rd2, Rn, $Rm \neq PC$; Rd2, $Rm \neq SP$; $Rd1 \neq Rd2 \neq Rn$; $Rd1 \neq Rd2 \neq Rm$; Rd1 must be an even-numbered register; Rd2 must be the following odd-numbered register

Instruction	4 T	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
LDRD			•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•			•	•		•

- Arm mode only
- Thumb mode only
- Arm and Thumb modes

[1]

7.1.129 LDREX

Description

Load word exclusive

Thumb syntax (32-bit)

LDREX Rd, [Rn, #0...1020]

Arm syntax

LDREX Rd, [Rn] [2]

Notes

[1] Rd, $Rn \neq PC$; $Rd \neq SP$; offset a multiple of 4

[2] Rd, $Rn \neq PC$; $Rd \neq SP$

Instruction	4 T	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E	8-M.Base	8-M.Main
LDREX				•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•			•	•	•	•

- Arm mode only
- Thumb mode only
- Arm and Thumb modes

7.1.130 LDREXB

Description

Load byte exclusive

Thumb syntax (32-bit)

LDREXB Rd, [Rn] [1]

Arm syntax

LDREXB Rd, [Rn] [1]

Notes

[1] Rd, $Rn \neq PC$; $Rd \neq SP$

Instruction	4 T	5T	5TE	6	<u>6</u>	6K	6KZ	6 Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A		8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
LDREXB				•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•			•	•	•	•

- Arm mode only
- Thumb mode only
- Arm and Thumb modes

7.1.131 LDREXD

Description

Load doubleword exclusive

Thumb syntax (32-bit)

LDREXD *Rd1*, *Rd2*, [*Rn*] [1]

Arm syntax

LDREXD *Rd1*, *Rd2*, [*Rn*] [2]

Notes

- [1] Rd1, Rd2, $Rn \neq PC$; Rd1, $Rd2 \neq SP$; $Rd1 \neq Rd2$
- [2] Rd1, Rd2, $Rn \neq PC$; Rd1, $Rd2 \neq SP$; $Rd1 \neq Rd2$; Rd1 must be an even-numbered register; Rd2 must be the following odd-numbered register

Availability

Instruction	4Т	5T	5TE	6	6	6 K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
LDREXD											•	•	•	•	•	•	•	•	•						

Arm and Thumb modes

7.1.132 LDREXH

Description

Load halfword exclusive

Thumb syntax (32-bit)

LDREXH Rd, [Rn] [1]

Arm syntax

LDREXH Rd, [Rn] [1]

Notes

[1] Rd, $Rn \neq PC$; $Rd \neq SP$

Instruction	4Т	5T	5TE	6	<u>6</u>	6 K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
LDREXH				•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•			•	•	•	•

- Arm mode only
- Thumb mode only
- Arm and Thumb modes

7.1.133 LDRH

Description

Load halfword

Thumb syntax (16-bit)

LDRH	Rd,[Rn,#062]	[1]
LDRH	Rd, [Rn, Rm]	[2]

Thumb syntax (32-bit)

LDRH	Rd,[Rn,#-2554095]	[3]
LDRH	<i>Rd</i> ,[PC,#-40954095]	[4]
LDRH	Rd, [Rn, #-255255]!	[5]
LDRH	Rd, [Rn], #-255255	[5]
LDRH	Rd, [Rn, Rm]	[6]
LDRH	Rd, [Rn, Rm, LSL #13]	[7]

Arm syntax

LDRH	Rd,[Rn,#-255255]	[4]
LDRH	Rd, [Rn, #-255255]!	[5]
LDRH	Rd, [Rn], #-255255	[5]
LDRH	Rd, [Rn, ±Rm]	[8]
LDRH	Rd, [Rn, ±Rm]!	[9]
LDRH	Rd, [Rn], ±Rm	[9]

Notes

- [1] Rd, Rn must be R0...R7; offset a multiple of 2
- [2] *Rd*, *Rn*, *Rm* must be **R0**...**R7**
- [3] Rd, $Rn \neq PC$; $Rd \neq SP$
- [4] $Rd \neq PC$; $Rd \neq SP$
- [5] Rd, $Rn \neq PC$; $Rd \neq SP$; $Rd \neq Rn$
- [6] Rd, Rn, $Rm \neq PC$; Rd, $Rm \neq SP$
- [7] Rd, Rn, $Rm \neq PC$; Rd, $Rm \neq SP$; LSL #0 is also permitted
- [8] Rd, $Rm \neq PC$; Rd, $Rm \neq SP$
- [9] Rd, Rn, $Rm \neq PC$; Rd, $Rm \neq SP$; $Rd \neq Rn$

Instruction	4 T	5 T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
LDRH	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.134 LDRHT

Description

Load halfword, user mode

Thumb syntax (32-bit)

LDRHT Rd, [Rn, #0...255] [1]

Arm syntax

LDRHT Rd, [Rn], #-255...255 [2] LDRHT Rd, [Rn], $\pm Rm$ [3]

Notes

[1] Rd, $Rn \neq PC$; $Rd \neq SP$

[2] Rd, $Rn \neq PC$; $Rd \neq SP$; $Rd \neq Rn$

[3] Rd, Rn, $Rm \neq PC$; Rd, $Rm \neq SP$; $Rd \neq Rn$

Instruction	4 T	5T	5TE	6	6J	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
LDRHT										•	•	•	•	•	•	•	•	•	•			•	•		•

- Thumb mode only
- Arm and Thumb modes

7.1.135 LDRSB

Description

Load sign-extended byte

Thumb syntax (16-bit)

LDRSB	Rd,	[Rn,	Rm]	[1	1
-------	-----	------	-----	----	---

Thumb syntax (32-bit)

LDRSB	Rd,[Rn,#-2554095]	[2]
LDRSB	Rd, [PC, #-40954095]	[3]
LDRSB	Rd, [Rn, #-255255]!	[4]
LDRSB	Rd, [Rn], #-255255	[4]
LDRSB	Rd, [Rn, Rm, LSL #13]	[5]

Arm syntax

LDRSB	Rd, [Rn, #-255255]	[3]
LDRSB	Rd, [Rn, #-255255]!	[4]
LDRSB	Rd, [Rn], #-255255	[4]
LDRSB	Rd , $[Rn$, $\pm Rm$]	[6]
LDRSB	Rd , $[Rn$, $\pm Rm$]!	[7]
LDRSB	Rd , $[Rn]$, $\pm Rm$	[7]

Notes

- [1] *Rd*, *Rn*, *Rm* must be **R0**...**R7**
- [2] Rd, $Rn \neq PC$; $Rd \neq SP$
- [3] $Rd \neq PC$; $Rd \neq SP$
- [4] Rd, $Rn \neq PC$; $Rd \neq SP$; $Rd \neq Rn$
- [5] Rd, Rn, $Rm \neq PC$; Rd, $Rm \neq SP$; LSL #0 is also permitted
- [6] Rd, $Rm \neq PC$; Rd, $Rm \neq SP$
- [7] Rd, Rn, $Rm \neq PC$; Rd, $Rm \neq SP$; $Rd \neq Rn$

Instruction	4Т	5 T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A		8.3-A	8.4-A	8-R	6-M	M-S9	7-M	7E-M	8-M.Base	8-M.Main
LDRSB	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.136 LDRSBT

Description

Load sign-extended byte, user mode

Thumb syntax (32-bit)

LDRSBT Rd, [Rn, #0...255] [1]

Arm syntax

LDRSBT Rd, [Rn], #-255...255 [2] LDRSBT Rd, [Rn], ±Rm [3]

Notes

[1] Rd, $Rn \neq PC$; $Rd \neq SP$

[2] Rd, $Rn \neq PC$; $Rd \neq SP$; $Rd \neq Rn$

[3] Rd, Rn, $Rm \neq PC$; Rd, $Rm \neq SP$; $Rd \neq Rn$

Instruction	4 T	5T	5TE	6	6J	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
LDRSBT										•	•	•	•	•	•	•	•	•	•			•	•		•

- Thumb mode only
- Arm and Thumb modes

7.1.137 LDRSH

Description

Load sign-extended halfword

Thumb syntax (16-bit)

[1]	Γ	Rm	[Rn]	Rd,	LDRSH
-----	---	----	------	-----	-------

Thumb syntax (32-bit)

LDRSH	Rd, [Rn, #-2554095]	[2]
LDRSH	<i>Rd</i> , [PC , #-40954095]	[3]
LDRSH	Rd, [Rn, #-255255]!	[2]
LDRSH	Rd, [Rn], #-255255	[2]
LDRSH	Rd, [Rn, Rm, LSL #13]	[4]

Arm syntax

LDRSH	Rd,[Rn,#-255255]	[3]
LDRSH	Rd, [Rn, #-255255]!	[2]
LDRSH	Rd, [Rn], #-255255	[2]
LDRSH	Rd , $[Rn$, $\pm Rm$]	[5]
LDRSH	Rd , $[Rn$, $\pm Rm$]!	[6]
LDRSH	Rd , $[Rn]$, $\pm Rm$	[6]

Notes

- [1] *Rd*, *Rn*, *Rm* must be **R0**...**R7**
- [2] Rd, $Rn \neq PC$; $Rd \neq SP$; $Rd \neq Rn$
- [3] $Rd \neq PC$; $Rd \neq SP$
- [4] Rd, Rn, $Rm \neq PC$; Rd, $Rm \neq SP$; LSL #0 is also permitted
- [5] Rd, $Rm \neq PC$; Rd, $Rm \neq SP$
- [6] Rd, Rn, $Rm \neq PC$; Rd, $Rm \neq SP$; $Rd \neq Rn$

Instruction	4Т	5T	5TE	6	6	6 X	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A		8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
LDRSH	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.138 LDRSHT

Description

Load sign-extended halfword, user mode

Thumb syntax (32-bit)

LDRSHT Rd, [Rn, #0...255] [1]

Arm syntax

LDRSHT Rd, [Rn], #-255...255 [2] LDRSHT Rd, [Rn], ±Rm [3]

Notes

[1] Rd, $Rn \neq PC$; $Rd \neq SP$

[2] Rd, $Rn \neq PC$; $Rd \neq SP$; $Rd \neq Rn$

[3] Rd, Rn, $Rm \neq PC$; Rd, $Rm \neq SP$; $Rd \neq Rn$

Instruction	4 T	5T	5TE	6	6J	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
LDRSHT										•	•	•	•	•	•	•	•	•	•			•	•		•

- Thumb mode only
- Arm and Thumb modes

7.1.139 LDRT

Description

Load word, user mode

Thumb syntax (32-bit)

LDRT Rd, [Rn, #0...255] [1]

Arm syntax

LDRT Rd, [Rn], #-4095...4095 [2] LDRT Rd, [Rn], ±Rm, shift [3]

Notes

[1] Rd, $Rn \neq PC$; $Rd \neq SP$

[2] Rd, $Rn \neq PC$; $Rd \neq SP$; $Rd \neq Rn$

[3] Rd, Rn, $Rm \neq PC$; Rd, $Rm \neq SP$; $Rd \neq Rn$

Instruction	4 T	5T	5TE	6	6J	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main	
LDRT	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•			•	•		•	

- Arm mode only
- Thumb mode only
- Arm and Thumb modes

7.1.140 LSL

Description

Logical shift left

Thumb syntax (16-bit)

LSLS	Rd, Rn	[1]
LSLS	Rd, Rn, #031	[1]

Thumb syntax (32-bit)

LSL	Rd, Rn, Rm	[2]
LSL	Rd, Rn, #031	[3]
LSLS	Rd, Rn, Rm	[2]
LSLS	Rd, Rn, #031	[3]

Arm syntax

LSL	Rd, Rn, Rm	[2]
LSL	Rd, Rn, #031	[3]
LSLS	Rd, Rn, Rm	[2]
LSLS	Rd, Rn, #031	[3]

Notes

- [1] Rd, Rn must be R0...R7; LSL permitted in an IT block
- [2] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$
- [3] Rd, $Rn \neq PC$; Rd, $Rn \neq SP$

Instruction	4T	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A		8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
LSL	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.141 LSR

Description

Logical shift right

Thumb syntax (16-bit)

LSRS	Rd, Rn	[1]
LSRS	Rd, Rn, #132	[1]

Thumb syntax (32-bit)

LSR	Rd, Rn, Rm	[2]
LSR	Rd, Rn, #132	[3]
LSRS	Rd, Rn, Rm	[2]
LSRS	Rd, Rn, #132	[3]

Arm syntax

LSR	Rd, Rn, Rm	[2]
LSR	Rd, Rn, #132	[3]
LSRS	Rd, Rn, Rm	[2]
LSRS	Rd, Rn, #132	[3]

Notes

- [1] Rd, Rn must be R0...R7; LSR permitted in an IT block
- [2] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$
- [3] Rd, $Rn \neq PC$; Rd, $Rn \neq SP$

Instruction	4T	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A		8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
LSR	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.142 MCR

Description

Move register to coprocessor


Thumb syntax (32-bit)

Arm syntax

MCR
$$Pn, 0...7, Rn, CRx, CRy\{, 0...7\}$$
 [1]

Notes

[1] $Rm \neq PC$; $Rm \neq SP$; constants may be prefixed by "#"



- Arm mode only
- Thumb mode only
- Arm and Thumb modes

7.1.143 MCR2

Description

Move register to coprocessor

Thumb syntax (32-bit)

MCR2 Pn, 0...7, Rn,
$$CRx$$
, $CRy\{, 0...7\}$ [1]

Arm syntax

MCR2
$$Pn$$
, 0...7, Rn , CRx , $CRy\{$, 0...7 $\}$ [1]

Notes

[1] $Rm \neq PC$; $Rm \neq SP$; constants may be prefixed by "#"

	Instruction	4T	5T	5TE	6	<u>6</u>	6 K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
M	CR2		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•			•	•		•

- Arm mode only
- Thumb mode only
- Arm and Thumb modes

7.1.144 MCRR

Description

Move registers to coprocessor

Thumb syntax (32-bit)

MCRR Pn, 0...15, Rn, Rm, CRx, CRy [1]

Arm syntax

MCRR Pn, 0...15, Rn, Rm, CRx, CRy [1]

Notes

[1] constants may be prefixed by "#"

Instruction	4 T	5T	5TE	6	၅	6 X	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8- 7 2	6-M	6S-M	7-M	7	8-M.Base	8-M.Main
MCRR	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•			•	•		•

- Arm mode only
- Thumb mode only
- Arm and Thumb modes

7.1.145 MCRR2

Description

Move registers to coprocessor

Thumb syntax (32-bit)

MCRR2 Pn, 0...15, Rn, Rm, CRx, CRy [1]

Arm syntax

MCRR2 Pn, 0...15, Rn, Rm, CRx, CRy [1]

Notes

[1] $Rn \neq PC$; $Rn \neq SP$; constants may be prefixed by "#"

Instruction	4T	5T	5TE	6	<u></u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A		8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
MCRR2										•	•	•	•	•	•	•	•	•	•			•	•		•

- Thumb mode only
- Arm and Thumb modes

7.1.146 MLA

Description

Multiply and add

Thumb syntax (32-bit)

MLA Rd, Rn, Rm, Ra [1]

Arm syntax

 MLA
 Rd, Rn, Rm, Ra
 [2]

 MLAS
 Rd, Rn, Rm, Ra
 [2]

Notes

[1] Rd, Rn, Rm, $Ra \neq PC$; Rd, Rn, Rm, $Ra \neq SP$

[2] Rd, Rn, Rm, $Ra \neq PC$; $Rd \neq Rn$

Instruction	4T	5T	5TE	o	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
MLA	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•			•	•		•

- Arm mode only
- Thumb mode only

7.1.147 MLS

Description

Multiply and subtract

Thumb syntax (32-bit)

MLS Rd, Rn, Rm, Ra

[1]

Arm syntax

MLS Rd, Rn, Rm, Ra

[1]

Notes

[1] Rd, Rn, Rm, $Ra \neq PC$; Rd, Rn, Rm, $Ra \neq SP$

Instruction	4T	5T	5TE	တ	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
MLS										•	•	•	•	•	•	•	•	•	•			•	•		•

- Thumb mode only
- Arm and Thumb modes

7.1.148 MOV

Description

Move

Thumb syntax (16-bit)

MOV	Rd, Rn	
MOVS	Rd, Rn	[1]
MOVS	Rd, #0	[2]
MOVS	Rd, Rn, shift	[3]

Thumb syntax (32-bit)

MOV	Rd ,# 065535	[4]
MOV	Rd, #const	[5]
MOV	Rd, Rn, shift	[6]
MOVS	Rd, #const	[5]
MOVS	Rd, Rn, shift	[7]

Arm syntax

MOV	Rd ,# 065535	[4]
MOV	Rd, #const	[8]
MOV	Rd, Rn, shift	[9]
MOVS	Rd, #const	[8]
MOVS	Rd, Rn, shift	[10]

Notes

- [1] Rd, Rn must be R0...R7; MOV permitted in an IT block
- [2] Rd must be R0...R7; MOV permitted in an IT block
- [3] shift is one of LSL #0...31, LSR #1...32, ASR #1...32, RRX; MOV permitted in an IT block
- [4] $Rd \neq PC$; $Rd \neq SP$
- [5] $Rd \neq PC$; $Rd \neq SP$; const is one of \$00xy00xy, \$xy00xy00, \$xyxyxyxy, \$xy LSL 0...24
- [6] Rd, Rn \neq PC; shift is one of LSL #0...31, LSR #1...32, ASR #1...32, RRX
- [7] Rd, Rn \neq PC; Rd, Rn \neq SP; shift is one of LSL #0...31, LSR #1...32, ASR #1...32, RRX
- [8] $Rd \neq PC$; $Rd \neq SP$; const is \$xy ROR 2n
- [9] shift is one of LSL #0...31/Rs, LSR #1...32/Rs, ASR #1...32/Rs, ROR #1...31/Rs, RRX
- [10] Rd, $Rn \neq PC$; Rd, $Rn \neq SP$; shift is one of LSL #0...31/Rs, LSR #1...32/Rs, ASR #1...32/Rs, ROR #1...31/Rs, RRX

Instruction	4T	5T	5TE	6	<u></u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main	
MOV	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	

- Thumb mode only
- Arm and Thumb modes

7.1.149 MOVS

Thumb syntax (16-bit)

MOVS	Rd, Rn	[1]
MOVS	Rd, #0	[2]
MOVS	Rd, Rn, shift	[3]

Thumb syntax (32-bit)

MOVS	Rd, #const	[4]
MOVS	Rd, Rn, shift	[5]

Arm syntax

MOVS	Rd, #const	[6]
MOVS	Rd, Rn, shift	[7]

Notes

- [1] Rd, Rn must be R0...R7; MOV permitted in an IT block
- [2] Rd must be R0...R7; MOV permitted in an IT block
- [3] shift is one of LSL #0...31, LSR #1...32, ASR #1...32, RRX; MOV permitted in an IT block
- [4] $Rd \neq PC$; $Rd \neq SP$; const is one of \$00xy00xy, \$xy00xy00, \$xyxyxyxy, \$xy LSL 0...24
- [5] Rd, Rn \neq PC; Rd, Rn \neq SP; shift is one of LSL #0...31, LSR #1...32, ASR #1...32, RRX
- [6] $Rd \neq PC$; $Rd \neq SP$; const is \$xy ROR 2n
- [7] Rd, $Rn \neq PC$; Rd, $Rn \neq SP$; shift is one of LSL #0...31/Rs, LSR #1...32/Rs, ASR #1...32/Rs, ROR #1...31/Rs, RRX

Instruction	4 T	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
MOVS	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.150 MOVT

Description

Move top

Thumb syntax (32-bit)

MOVT Rd, #0...65535

[1]

Arm syntax

MOVT *Rd*, #0...65535

[1]

Notes

[1] $Rd \neq PC$; $Rd \neq SP$

Instruction	4 T	5T	5TE	တ	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
MOVT										•	•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.151 MOVW

Description

Move

Thumb syntax (32-bit)

MOVW Rd, #0...65535 [1]

Arm syntax

MOVW Rd, #0...65535 [1]

Notes

[1] $Rd \neq PC$; $Rd \neq SP$

Instruction	4T	5T	5TE	0	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
MOVW										•	•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.152 MRC

Description

Move coprocessor to register

Thumb syntax (32-bit)

MRC Pn, 0...7, Rn, CRx, $CRy\{, 0...7\}$ [1]

Arm syntax

MRC $Pn, 0...7, Rn, CRx, CRy\{, 0...7\}$ [2]

Notes

[1] $Rm \neq PC$; $Rm \neq SP$; constants may be prefixed by "#"

[2] constants may be prefixed by "#"

Instruction	4 T	5T	5TE	6	6J	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
MRC	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•			•	•		•

- Arm mode only
- Thumb mode only
- Arm and Thumb modes

7.1.153 MRC2

Description

Move coprocessor to register

Thumb syntax (32-bit)

MRC2 Pn, 0...7, Rn, CRx, $CRy\{, 0...7\}$ [1]

Arm syntax

MRC2 $Pn, 0...7, Rn, CRx, CRy\{, 0...7\}$ [2]

Notes

- [1] $Rm \neq SP$; constants may be prefixed by "#"
- [2] constants may be prefixed by "#"

Instruction	4 T	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
MRC2		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•			•	•		•

- Arm mode only
- Thumb mode only
- Arm and Thumb modes

7.1.154 MRRC

Description

Move coprocessor to registers

Thumb syntax (32-bit)

MRRC Pn, 0...15, Rn, Rm, CRx, CRy [1]

Arm syntax

MRRC Pn, 0...15, Rn, Rm, CRx, CRy [1]

Notes

[1] constants may be prefixed by "#"



- Arm mode only
- Thumb mode only
- Arm and Thumb modes

7.1.155 MRRC2

Description

Move coprocessor to registers

Thumb syntax (32-bit)

MRRC2 Pn, 0...15, Rn, Rm, CRx, CRy [1]

Arm syntax

MRRC2 Pn, 0...15, Rn, Rm, CRx, CRy [1]

Notes

[1] $Rn \neq PC$; $Rn \neq SP$; constants may be prefixed by "#"

	Instruction	4T	5T	5TE	6	<u></u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
1	MRRC2										•	•	•	•	•	•	•	•	•	•			•	•		•

- Thumb mode only
- Arm and Thumb modes

7.1.156 MRS

Description

Move system register to register

Thumb syntax (32-bit)

MRS Rd, SysReg [1]

Arm syntax

MRS Rd, SysReg [1]

Notes

[1] $Rd \neq PC$; $Rd \neq SP$

Ins	struction	4 T	5 T	5TE	6	<u>6</u>	6 K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
MRS		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•			•	•	•	•

- Arm mode only
- Thumb mode only
- Arm and Thumb modes

7.1.157 MSR

Description

Move register to system register

Thumb syntax (32-bit)

MSR SysReg, Rn [1]

Arm syntax

MSR SysReg, Rn [1]

MSR SysReg, #0...4095

Notes

[1] $Rn \neq PC$; $Rn \neq SP$

	Instruction	4T	5T	5TE	6	6	6 K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
l	MSR	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•			•	•	•	•

- Arm mode only
- Thumb mode only
- Arm and Thumb modes

7.1.158 MUL

Description

Multiply

Thumb syntax (16-bit)

MULS Rd, Rn [1]

Thumb syntax (32-bit)

MUL Rd, Rn, Rm [2]

Arm syntax

MUL Rd, Rn, Rm [3]
MULS Rd, Rn, Rm [3]

Notes

[1] Rd, Rn must be R0...R7; ordering Rd, Rn, Rd is also permitted; MUL permitted in an IT block

[2] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$

[3] Rd, Rn, $Rm \neq PC$; $Rd \neq Rn$

Instruction	4T	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
MUL	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.159 MVN

Description

Move not

Thumb syntax (16-bit)

MVNS	Rd, Rn	[1]	

Thumb syntax (32-bit)

MVN	Rd, #const	[2]
MVN	Rd, Rn, shift	[3]
MVNS	Rd, #const	[2]
MVNS	Rd, Rn, shift	[3]

Arm syntax

MVN	Rd, #const	[4]
MVN	Rd, Rn, shift	[5]
MVNS	Rd, #const	[4]
MVNS	Rd, Rn, shift	[5]

Notes

- [1] Rd, Rn must be R0...R7; MVN permitted in an IT block
- [2] $Rd \neq PC$; $Rd \neq SP$; const is one of \$00xy00xy, \$xy00xy00, \$xyxyxyxy, \$xy LSL 0...24
- [3] Rd, $Rn \neq PC$; Rd, $Rn \neq SP$; shift is one of LSL #0...31, LSR #1...32, ASR #1...32, RRX
- [4] Rd, $Rn \neq PC$; Rd, $Rn \neq SP$; const is \$xy ROR 2n
- [5] Rd, $Rn \neq PC$; Rd, $Rn \neq SP$; shift is one of LSL #0...31/Rs, LSR #1...32/Rs, ASR #1...32/Rs, ROR #1...31/Rs, RRX

Instruction	4T	5T	5TE	6	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A		8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
MVN	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.160 NEG

Description

Negate

Thumb syntax (16-bit)

NEGS Rd, Rn [1]

Thumb syntax (32-bit)

 NEG
 Rd, Rn
 [2]

 NEGS
 Rd, Rn
 [2]

Arm syntax

 NEG
 Rd, Rn
 [2]

 NEGS
 Rd, Rn
 [2]

Notes

[1] Rd, Rn must be R0...R7; NEG permitted in an IT block

[2] Rd, $Rn \neq PC$; Rd, $Rn \neq SP$

Instruction	4T	5T	5TE	6	6	6K	6KZ	6 Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
NEG	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.161 NOP

Description

No operation

Thumb syntax (16-bit)

NOP

Thumb syntax (32-bit)

NOP

Arm syntax

NOP

Instruction	4 T	5T	5TE	6	၂	6 X	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7 E	8-M.Base	8-M.Main
NOP	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Arm mode only
- Thumb mode only
- Arm and Thumb modes

7.1.162 ORN

Description

Bitwise or-not

Thumb syntax (32-bit)

ORN	Rd, Rn, #const	[1]
ORN	Rd, Rn, Rm, shift	[2]
ORNS	Rd, Rn, #const	[1]
ORNS	Rd, Rn, Rm, shift	[2]

Notes

[1] Rd, Rn \neq PC; Rd, Rn \neq SP; const is one of \$00xy00xy, \$xy00xy00, \$xyxyxyxy, \$xy LSL 0...24

[2] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$; Shift is one of LSL #0...31, LSR #1...32, ASR #1...32, RRX

Availability

Instruc	etion	4 T	5T	5TE	6	<u></u>	6K	6KZ	6Z	6ZK	6Т2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
ORN											•	•	•	•	•	•	•	•	•	•			•	•		•

Thumb mode only

7.1.163 ORR

Description

Bitwise or

Thumb syntax (16-bit)

ORRS	Rd, Rn	[1]

Thumb syntax (32-bit)

ORR	Rd, Rn, #const	[2]
ORR	Rd, Rn, Rm, shift	[3]
ORRS	Rd, Rn, #const	[2]
ORRS	Rd. Rn. Rm. shift	[3]

Arm syntax

ORR	Rd, Rn, #const	[4]
ORR	Rd, Rn, Rm, shift	[5]
ORRS	Rd, Rn, #const	[4]
ORRS	Rd, Rn, Rm, shift	[5]

Notes

- [1] Rd, Rn must be R0...R7; ordering Rd, Rn, Rd is also permitted; ORR permitted in an IT block
- [2] Rd, Rn \neq PC; Rd, Rn \neq SP; const is one of \$00xy00xy, \$xy00xy00, \$xyxyxyxy, \$xy LSL 0...24
- [3] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$; shift is one of LSL #0...31, LSR #1...32, ASR #1...32, RRX
- [4] Rd, $Rn \neq PC$; Rd, $Rn \neq SP$; const is \$xy ROR 2n
- [5] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$; shift is one of LSL #0...31/Rs, LSR #1...32/Rs, ASR #1...32/Rs, ROR #1...31/Rs, RRX

Instruction	4T	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
ORR	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.164 PKHBT

Description

Pack halfword

Thumb syntax (32-bit)

PKHBT Rd, Rn, Rm, shift [1]

Arm syntax

PKHBT Rd, Rn, Rm, shift [2]

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$; shift is one of LSL #0...31, LSR #1...32, ASR #1...32, RRX [2] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$; shift is one of LSL #0...31/Rs, LSR #1...32/Rs, ASR #1...32/Rs, ROR #1...31/Rs, RRX

Instruction	4 T	5T	5TE	6	6	6 K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
PKHBT											•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.165 PKHTB

Description

Pack halfword

Thumb syntax (32-bit)

PKHTB Rd, Rn, Rm, shift [1]

Arm syntax

PKHTB Rd, Rn, Rm, shift [2]

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$; shift is one of LSL #0...31, LSR #1...32, ASR #1...32, RRX [2] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$; shift is one of LSL #0...31/Rs, LSR #1...32/Rs, ASR #1...32/Rs, ROR #1...31/Rs, RRX

Instruction	4T	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
PKHTB											•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.166 PLD

Description

Preload data

Thumb syntax (32-bit)

PLD [Rd, #-4095...4095] PLD Rd, [Rn, Rm, LSL #1...3] [1]

Arm syntax

PLD [Rd, #-4095...4095]

Notes

[1] $Rd \neq PC$; LSL #0 is also permitted

	Instruction	47	5T	5TE	6	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
P	LD										•	•	•	•	•	•	•	•	•	•			•	•		•

- Thumb mode only
- Arm and Thumb modes

7.1.167 PLDW

Description

Preload data, write invalidate

Thumb syntax (32-bit)

PLDW [Rd, #-255...4095] [1] PLDW Rd, [Rn, Rm, LSL #1...3] [2]

Arm syntax

PLDW [Rd, #-4095...4095] [1]

Notes

[1] $Rd \neq PC$

[2] $Rd \neq PC$; LSL #0 is also permitted

Instruction	4 T	5T	5TE	6	6	6 K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
PLDW										•	•	•	•	•	•	•	•	•	•			•	•		

- Thumb mode only
- Arm and Thumb modes

7.1.168 PLI

Description

Preload instruction

Thumb syntax (32-bit)

PLI [Rd, #-4095...4095] PLI Rd, [Rn, Rm, LSL #1...3] [1]

Arm syntax

PLI [Rd, #-4095...4095]

Notes

[1] $Rd \neq PC$; LSL #0 is also permitted

Instruction	4 T	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	M-S9	7-M	7E-M	8-M.Base	8-M.Main
PLI										•	•	•	•	•	•	•	•	•	•			•	•		•

- Thumb mode only
- Arm and Thumb modes

7.1.169 POP

Description

Pop registers

Thumb syntax (16-bit)

POP {*Rn*, *Rm*...}

Thumb syntax (32-bit)

POP {Rn, Rm...}

Arm syntax

POP {Rn, Rm...}

Instruction	4T	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
POP	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.170 PUSH

Description

Push registers

Thumb syntax (16-bit)

PUSH {*Rn*, *Rm*...}

Thumb syntax (32-bit)

PUSH {*Rn*, *Rm*...}

Arm syntax

PUSH {*Rn*, *Rm*...}

Instruction	4T	5T	5TE	6	6	6 K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
PUSH	•	•	•	•	•	•	•	•	•	•	•		•	•	•	•	•	•	•	•	•	•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.171 QADD

Description

Signed add, saturating

Thumb syntax (32-bit)

QADD Rd, Rn, Rm [1]

Arm syntax

QADD *Rd*, *Rn*, *Rm* [1]

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$

Instruction	4 T	5 T	5TE	6	<u>6</u>	6 K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
QADD			•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•				•		

- Arm mode only
- Thumb mode only
- Arm and Thumb modes

7.1.172 QADD16

Description

Signed parallel add, 16-bit, saturating

Thumb syntax (32-bit)

QADD16 Rd, Rn, Rm

[1]

Arm syntax

QADD16 Rd, Rn, Rm

[1]

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$

Instruction	4Т	5T	5TE	6	၅	6 X	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
QADD16										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.173 QADD8

Description

Signed parallel add, 8-bit, saturating

Thumb syntax (32-bit)

QADD8 *Rd*, *Rn*, *Rm* [1]

Arm syntax

QADD8 *Rd*, *Rn*, *Rm* [1]

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$

Instruction	4 T	5T	5TE	တ	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
QADD8										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.174 QASX

Description

Signed parallel add and subtract with exchange, 16-bit, saturating

Thumb syntax (32-bit)

QASX Rd, Rn, Rm

[1]

Arm syntax

QASX Rd, Rn, Rm

[1]

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$

	Instruction	4T	5T	5TE	6	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
Q	ASX										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.175 QDADD

Description

Double and add, saturating

Thumb syntax (32-bit)

QDADD Rd, Rn, Rm [1]

Arm syntax

QDADD Rd, Rn, Rm [1]

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$

Instruction	4T	5T	5TE	6	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
QDADD			•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•				•		

- Arm mode only
- Thumb mode only
- Arm and Thumb modes

7.1.176 QDSUB

Description

Double and subtract, saturating

Thumb syntax (32-bit)

QDSUB Rd, Rn, Rm [1]

Arm syntax

QDSUB *Rd*, *Rn*, *Rm* [1]

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$

Instruction	4T	5T	5TE	6	<u>6</u>	6 K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
QDSUB			•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•				•		

- Arm mode only
- Thumb mode only
- Arm and Thumb modes

7.1.177 QSAX

Description

Signed parallel subtract and add with exchange, 16-bit, saturating

Thumb syntax (32-bit)

QSAX Rd, Rn, Rm

[1]

Arm syntax

QSAX Rd, Rn, Rm

[1]

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$

Instruction	4Т	5 T	5TE	6	<u></u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A		8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
QSAX										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.178 QSUB

Description

Subtract, saturating

Thumb syntax (32-bit)

QSUB Rd, Rn, Rm [1]

Arm syntax

QSUB *Rd*, *Rn*, *Rm* [1]

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$

Instruction	4T	5T	5TE	တ	<u></u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
QSUB			•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•				•		

- Arm mode only
- Thumb mode only
- Arm and Thumb modes

7.1.179 QSUB16

Description

Signed parallel subtract, 16-bit, saturating

Thumb syntax (32-bit)

QSUB16 Rd, Rn, Rm

[1]

Arm syntax

QSUB16 Rd, Rn, Rm

[1]

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$

Instruction	4 T	5T	5TE	6	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
QSUB16										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.180 QSUB8

Description

Signed parallel subtract, 8-bit, saturating

Thumb syntax (32-bit)

QSUB8 *Rd*, *Rn*, *Rm* [1]

Arm syntax

QSUB8 *Rd*, *Rn*, *Rm* [1]

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$

Instruction	4T	5T	5TE	6	6	6 K	6KZ	6 Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A		8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
QSUB8										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.181 RBIT

Description

Reverse bits

Thumb syntax (32-bit)

RBIT Rd, Rn [1]

Arm syntax

RBIT Rd, Rn [1]

Notes

[1] Rd, $Rn \neq PC$; Rd, $Rn \neq SP$

Instruction	4T	5T	5TE	6	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
RBIT										•	•	•	•	•	•	•	•	•	•			•	•		•

- Thumb mode only
- Arm and Thumb modes

7.1.182 REV

Description

Reverse byte order

Thumb syntax (16-bit)

REV Rd, Rn [1]

Thumb syntax (32-bit)

REV Rd, Rn [1]

Arm syntax

REV Rd, Rn [1]

Notes

[1] Rd, $Rn \neq PC$; Rd, $Rn \neq SP$; only available when 'Relaxed UAL' enabled



- Thumb mode only
- Arm and Thumb modes

7.1.183 REV16

Description

Reverse halfword byte order

Thumb syntax (16-bit)

REV16 *Rd*, *Rn* [1]

Thumb syntax (32-bit)


REV16 *Rd*, *Rn* [1]

Arm syntax

REV16 *Rd*, *Rn* [1]

Notes

[1] Rd, $Rn \neq PC$; Rd, $Rn \neq SP$; only available when 'Relaxed UAL' enabled



- Thumb mode only
- Arm and Thumb modes

7.1.184 REVSH

Description

Reverse low halfword byte order, sign extend

Thumb syntax (16-bit)

REVSH Rd, Rn [1]

Thumb syntax (32-bit)


REVSH Rd, Rn [1]

Arm syntax

REVSH Rd, Rn [1]

Notes

[1] Rd, $Rn \neq PC$; Rd, $Rn \neq SP$; only available when 'Relaxed UAL' enabled



- Thumb mode only
- Arm and Thumb modes

7.1.185 RFE

Description

Return from exception

Thumb syntax (32-bit)

RFE SP [1] RFE SP! [1]

Arm syntax

RFE SP [1] RFE SP! [1]

Notes

[1] $Rd \neq PC$

Availability

Instru	ıction	4T	5T	5TE	o	6	6 X	6KZ	6 Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A		8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
RFE					•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•						

• Arm and Thumb modes

7.1.186 RFEDA

Description

Return from exception, decrement after

Arm syntax

RFEDA SP [1] RFEDA SP! [1]

Notes

[1] $Rd \neq PC$

Availability

Instruction	4T	5T	5TE	6	<u></u>	6 X	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A		8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
RFEDA				•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•						

Arm mode only

7.1.187 RFEDB

Description

Return from exception, decrement before

Thumb syntax (32-bit)

RFEDB SP [1] RFEDB SP! [1]

Arm syntax

RFEDB SP [1] RFEDB SP! [1]

Notes

[1] $Rd \neq PC$

Instruction	4Т	5T	5TE	6	6	6K	6KZ	6 Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A		8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
RFEDB				•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•						

Arm and Thumb modes

7.1.188 RFEIA

Description

Return from exception, increment after

Thumb syntax (32-bit)

RFEIA SP [1] RFEIA SP! [1]

Arm syntax

RFEIA SP [1] RFEIA SP! [1]

Notes

[1] $Rd \neq PC$

Instruction	4T	5T	5TE	6	6	6K	6KZ	6 Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A		8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
RFEIA				•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•						

Arm and Thumb modes

7.1.189 RFEIB

Description

Return from exception, increment before

Arm syntax

RFEIB SP [1] RFEIB SP! [1]

Notes

[1] $Rd \neq PC$

Availability

Instruction	4 T	5T	5TE	6	၅	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
RFEIB				•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•						

Arm mode only

7.1.190 ROR

Description

Rotate right

Thumb syntax (16-bit)

RORS Rd, Rn [1]

Thumb syntax (32-bit)

ROR	Rd, Rn, Rm	[2]
ROR	Rd, Rn, #131	[3]
RORS	Rd, Rn, Rm	[2]
RORS	Rd, Rn, #131	[3]

Arm syntax

ROR	Rd, Rn, Rm	[2]
ROR	Rd, Rn, #131	[3]
RORS	Rd, Rn, Rm	[2]
RORS	Rd, Rn, #131	[3]

Notes

- [1] Rd, Rn must be R0...R7; ROR permitted in an IT block
- [2] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$
- [3] Rd, $Rn \neq PC$; Rd, $Rn \neq SP$

Instruction	4T	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
ROR	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.191 RRX

Description

Rotate right through carry

Thumb syntax (32-bit)

RRX	Rd, Rn	[1]
RRXS	Rd, Rn	[1]

Arm syntax

RRX	Rd, Rn	[1]
RRXS	Rd, Rn	[1]

Notes

[1] Rd, $Rn \neq PC$; Rd, $Rn \neq SP$; only available when 'Relaxed UAL' enabled

Instruction	4 T	5T	5TE	6	6	6 K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
RRX	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•			•	•		•

- Arm mode only
- Thumb mode only
- Arm and Thumb modes

7.1.192 RSB

Description

Reverse subtract

Thumb syntax (16-bit)

RSBS	Rd, Rn, #0	[1]

Thumb syntax (32-bit)

RSB	Rd, Rn, #const	[2]
RSB	Rd, Rn, Rm, shift	[3]
RSBS	Rd, Rn, #const	[2]
RSBS	Rd, Rn, Rm, shift	[3]

Arm syntax

RSB	Rd, Rn, #const	[4]
RSB	Rd, Rn, Rm, shift	[5]
RSBS	Rd, Rn, #const	[4]
RSBS	Rd, Rn, Rm, shift	[5]

Notes

- [1] Rd, Rn must be R0...R7; RSB permitted in an IT block
- [2] Rd, Rn \neq PC; Rd, Rn \neq SP; const is one of \$00xy00xy, \$xy00xy00, \$xyxyxyxy, \$xy LSL 0...24
- [3] Rd, Rn, Rm \neq PC; Rd, Rn, Rm \neq SP; shift is one of LSL #0...31, LSR #1...32, ASR #1...32, RRX
- [4] Rd, $Rn \neq PC$; Rd, $Rn \neq SP$; const is \$xy ROR 2n
- [5] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$; shift is one of LSL #0...31/Rs, LSR #1...32/Rs, ASR #1...32/Rs, ROR #1...31/Rs, RRX

Instruction	4Т	5T	5TE	6	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
RSB	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.193 RSC

Description

Reverse subtract with carry

Arm syntax

RSC	Rd, Rn, #const	[1]
RSC	Rd, Rn, Rm, shift	[2]
RSCS	Rd, Rn, #const	[1]
RSCS	Rd, Rn, Rm, shift	[2]

Notes

[1] Rd, $Rn \neq PC$; Rd, $Rn \neq SP$; const is \$xy ROR 2n

[2] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$; shift is one of LSL #0...31/Rs, LSR #1...32/Rs, ASR #1...32/Rs, ROR #1...31/Rs, RRX

Availability

Instruction	4 T	5T	5TE	6	<u>6</u>	6 K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
RSC	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•						

Arm mode only

7.1.194 SADD16

Description

Signed parallel add, 16-bit

Thumb syntax (32-bit)

SADD16 Rd, Rn, Rm

[1]

Arm syntax

SADD16 Rd, Rn, Rm

[1]

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$

Instruction	4T	5T	5TE	တ	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
SADD16										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.195 SADD8

Description

Signed parallel add, 8-bit

Thumb syntax (32-bit)

SADD8 *Rd*, *Rn*, *Rm* [1]

Arm syntax

SADD8 *Rd*, *Rn*, *Rm* [1]

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$

	Instruction	4T	5T	5TE	6	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
S	ADD8										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.196 SASX

Description

Signed parallel add and subtract with exchange, 16-bit

Thumb syntax (32-bit)

SASX Rd, Rn, Rm

[1]

Arm syntax

SASX Rd, Rn, Rm

[1]

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$

	Instruction	4T	5T	5TE	တ	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
9	SASX										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.197 SBC

Description

Subtract with carry

Thumb syntax (16-bit)

SBCS	Rd, Rn	[1]	

Thumb syntax (32-bit)

SBC	Rd, Rn, #const	[2]
SBC	Rd, Rn, Rm, shift	[3]
SBCS	Rd, Rn, #const	[2]
SBCS	Rd. Rn. Rm. shift	[3]

Arm syntax

SBC	Rd, Rn, #const	[4]
SBC	Rd, Rn, Rm, shift	[5]
SBCS	Rd, Rn, #const	[4]
SBCS	Rd, Rn, Rm, shift	[5]

Notes

- [1] Rd, Rn must be R0...R7; SBC permitted in an IT block
- [2] Rd, Rn \neq PC; Rd, Rn \neq SP; const is one of \$00xy00xy, \$xy00xy00, \$xyxyxyxy, \$xy LSL 0...24
- [3] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$; Shift is one of LSL #0...31, LSR #1...32, ASR #1...32, RRX
- [4] Rd, $Rn \neq PC$; Rd, $Rn \neq SP$; const is \$xy ROR 2n
- [5] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$; shift is one of LSL #0...31/Rs, LSR #1...32/Rs, ASR #1...32/Rs, ROR #1...31/Rs, RRX

Instruction	4T	5T	5TE	6	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main	
SBC	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	

- Thumb mode only
- Arm and Thumb modes

7.1.198 SBFX

Description

Bitfield extract, signed

Thumb syntax (32-bit)

SBFX Rd, Rn, #Lsb, #width [1]

Arm syntax

SBFX Rd, Rn, #Lsb, #width [1]

Notes

[1] Rd, $Rn \neq PC$; Rd, $Rn \neq SP$

	Instruction	4T	5T	5TE	o	6	6 K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
5	SBFX										•	•	•	•	•	•	•	•	•	•			•	•		•

- Thumb mode only
- Arm and Thumb modes

7.1.199 SDIV

Description

Signed divide

Thumb syntax (32-bit)

SDIV *Rd*, *Rn*, *Rm* [1]

Arm syntax

SDIV *Rd*, *Rn*, *Rm* [1]

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$

	Instruction	4Т	5 T	5TE	6	6	6 K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
5	SDIV											•	•		•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.200 SEL

Description

Select bytes

Thumb syntax (32-bit)

SEL Rd, Rn, Rm

Arm syntax

SEL Rd, Rn, Rm

Instruction	4 T	5 T	5TE	6	၅	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E	8-M.Base	8-M.Main
SEL										•	•	•	•	•	•	•	•	•	•				•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.201 **SETEND**

Description

Set byte order

Thumb syntax (16-bit)

SETEND endian [1]

Arm syntax

SETEND endian [1]

Notes

[1] endian is 'LE' or 'BE'; not permitted in an IT block

Instruction	4Т	5T	5TE	6	6	6K	6KZ	6 Z	6ZK	6T2	7VE	7-R		8-A		8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
SETEND				•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Thumb mode only
- Arm and Thumb modes

[1]

7.1.202 **SETPAN**

Description

Set privileged access never

Thumb syntax (16-bit)

SETPAN #0...1

Arm syntax

SETPAN #0...1

Notes

[1] not permitted in an IT block

Instru	ction	4Т	5T	5TE	6	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
SETPAN																•	•	•	•	•					•	•

- Thumb mode onlyArm and Thumb modes

7.1.203 SEV

Description

Signal event

Thumb syntax (16-bit)

SEV

Thumb syntax (32-bit)

SEV

Arm syntax

SEV

Instruction	4T	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7	8-M.Base	8-M.Main
SEV						•	•	•	•		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.204 SEVL

Description

Signal event, local

Thumb syntax (16-bit)

SEVL

Thumb syntax (32-bit)

SEVL

Arm syntax

SEVL

Availability

Instruction	47	51	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-Z	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
SEVL														•	•	•	•	•	•						

• Arm and Thumb modes

7.1.205 SHADD16

Description

Signed parallel add, halved, 16-bit

Thumb syntax (32-bit)

Arm syntax

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$

Instruction	4T	5T	5TE	တ	<u>6</u>	6 X	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
SHADD16										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.206 SHADD8

Description

Signed parallel add, halved, 8-bit

Thumb syntax (32-bit)

SHADD8 Rd, Rn, Rm

[1]

Arm syntax

SHADD8 Rd, Rn, Rm

[1]

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$

Instruction	4 T	5T	5TE	တ	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
SHADD8										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.207 SHASX

Description

Signed add and subtract with exchange, halved, 16-bit

Thumb syntax (32-bit)

SHASX Rd, Rn, Rm

[1]

Arm syntax

SHASX Rd, Rn, Rm

[1]

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$

Instruction	4Т	5 T	5TE	6	<u>6</u>	6 K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
SHASX										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.208 SHSAX

Description

Signed subtract and add with exchange, halved, 16-bit

Thumb syntax (32-bit)

SHSAX Rd, Rn, Rm

[1]

Arm syntax

SHSAX Rd, Rn, Rm

[1]

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$

	Instruction	4T	5T	5TE	6	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
5	SHSAX										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.209 SHSUB16

Description

Signed parallel subtract, halved, 16-bit

Thumb syntax (32-bit)

Arm syntax

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$

Instruction	4Т	5 T	5TE	6	6	6 K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
SHSUB16										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.210 SHSUB8

Description

Signed parallel subtract, halved, 8-bit

Thumb syntax (32-bit)

SHSUB8 Rd, Rn, Rm

[1]

Arm syntax

SHSUB8 Rd, Rn, Rm

[1]

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$

Instruction	4T	5T	5TE	o	6	6 K	6KZ	6 Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A		8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
SHSUB8										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.211 SMLABB

Description

Signed halfword multiply, word accumulate

Thumb syntax (32-bit)

SMLABB Rd, Rn, Rm, Ra

[1]

Arm syntax

SMLABB Rd, Rn, Rm, Ra

[1]

Notes

[1] Rd, Rn, Rm, $Ra \neq PC$; Rd, Rn, Rm, $Ra \neq SP$

Instruction	4T	5T	5TE	6	ဥ	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
SMLABB										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.212 SMLABT

Description

Signed halfword multiply, word accumulate

Thumb syntax (32-bit)

SMLABT Rd, Rn, Rm, Ra

[1]

Arm syntax

SMLABT Rd, Rn, Rm, Ra

[1]

Notes

[1] Rd, Rn, Rm, $Ra \neq PC$; Rd, Rn, Rm, $Ra \neq SP$

	Instruction	4T	5 T	5TE	6	<u></u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
S	MLABT										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.213 SMLAD

Description

Dual 16-bit signed multiply-add

Thumb syntax (32-bit)

SMLAD Rd, Rn, Rm, Ra

[1]

Arm syntax

SMLAD Rd, Rn, Rm, Ra

[1]

Notes

[1] Rd, Rn, Rm, $Ra \neq PC$; Rd, Rn, Rm, $Ra \neq SP$

	Instruction	4T	5 T	5TE	တ	<u></u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
5	SMLAD										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.214 SMLADX

Description

Dual 16-bit signed multiply-add with exchange

Thumb syntax (32-bit)

SMLADX Rd, Rn, Rm, Ra

[1]

Arm syntax

SMLADX Rd, Rn, Rm, Ra

[1]

Notes

[1] Rd, Rn, Rm, $Ra \neq PC$; Rd, Rn, Rm, $Ra \neq SP$

Instruction	4T	5T	5TE	6	၅	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
SMLADX										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.215 SMLAL

Description

Signed multiply-accumulate long

Thumb syntax (32-bit)

SMLAL Rd, Rn, Rm, Ra [1]

Arm syntax

 SMLAL
 Rd, Rn, Rm, Ra
 [2]

 SMLALS
 Rd, Rn, Rm, Ra
 [2]

Notes

[1] Rd, Rn, Rm, $Ra \neq PC$; Rd, Rn, Rm, $Ra \neq SP$; $Rd \neq Rn$

[2] Rd, Rn, Rm, $Ra \neq PC$; $Rd \neq Rn \neq Rm$

Instruction	4T	5T	5TE	6	6	6 X	6KZ	6 Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7	8-M.Base	8-M.Main
SMLAL	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•			•	•		•

- Arm mode only
- Thumb mode only

[1]

7.1.216 SMLALBB

Description

Signed halfword multiply, doubleword accumulate

Thumb syntax (32-bit)

SMLALBB Rd, Rn, Rm, Ra

Arm syntax

SMLALBB Rd, Rn, Rm, Ra [1]

Notes

[1] Rd, Rn, Rm, $Ra \neq PC$; Rd, Rn, Rm, $Ra \neq SP$; $Rd \neq Rn$

Instruction	4Т	5T	5TE	6	၅	6 X	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
SMLALBB										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.217 **SMLALBT**

Description

Signed halfword multiply, doubleword accumulate

Thumb syntax (32-bit)

SMLALBT Rd, Rn, Rm, Ra [1]

Arm syntax

SMLALBT Rd, Rn, Rm, Ra [1]

Notes

[1] Rd, Rn, Rm, $Ra \neq PC$; Rd, Rn, Rm, $Ra \neq SP$; $Rd \neq Rn$

Instruction	4Т	5T	5TE	6	<u>6</u>	6K	6KZ	6 Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
SMLALBT										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.218 SMLALD

Description

Dual 16-bit signed multiply-add, doubleword accumulate

Thumb syntax (32-bit)

SMLALD Rd, Rn, Rm, Ra

[1]

Arm syntax

SMLALD Rd, Rn, Rm, Ra

[1]

Notes

[1] Rd, Rn, Rm, $Ra \neq PC$; Rd, Rn, Rm, $Ra \neq SP$; $Rd \neq Rn$

Instruction	4T	5T	5TE	တ	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
SMLALD										•	•	•	•	•	•	•	•	•	•				•		

- Arm mode only
- Thumb mode only
- Arm and Thumb modes

7.1.219 SMLALDX

Description

Dual 16-bit signed multiply-add with exchange, doubleword accumulate

Thumb syntax (32-bit)

SMLALDX Rd, Rn, Rm, Ra

[1]

Arm syntax

SMLALDX

Rd, Rn, Rm, Ra

[1]

Notes

[1] Rd, Rn, Rm, $Ra \neq PC$; Rd, Rn, Rm, $Ra \neq SP$; $Rd \neq Rn$

Instruction	4 T	5T	5TE	6	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
SMLALDX										•	•	•	•	•	•	•	•	•	•				•		

- Arm mode only
- Thumb mode only
- Arm and Thumb modes

7.1.220 SMLALTB

Description

Signed halfword multiply, doubleword accumulate

Thumb syntax (32-bit)

SMLALTB Rd, Rn, Rm, Ra [1]

Arm syntax

SMLALTB Rd, Rn, Rm, Ra [1]

Notes

[1] Rd, Rn, Rm, $Ra \neq PC$; Rd, Rn, Rm, $Ra \neq SP$; $Rd \neq Rn$

Instruction	4 T	5T	5TE	6	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
SMLALTB										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.221 SMLALTT

Description

Signed halfword multiply, doubleword accumulate

Thumb syntax (32-bit)

SMLALTT Rd, Rn, Rm, Ra [1]

Arm syntax

SMLALTT Rd, Rn, Rm, Ra [1]

Notes

[1] Rd, Rn, Rm, $Ra \neq PC$; Rd, Rn, Rm, $Ra \neq SP$; $Rd \neq Rn$

Instruction	4Т	5T	5TE	o	6	6K	6KZ	6 Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A		8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
SMLALTT										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.222 SMLATB

Description

Signed halfword multiply, word accumulate

Thumb syntax (32-bit)

SMLATB Rd, Rn, Rm, Ra

[1]

Arm syntax

SMLATB Rd, Rn, Rm, Ra

[1]

Notes

[1] Rd, Rn, Rm, $Ra \neq PC$; Rd, Rn, Rm, $Ra \neq SP$

Instruction	4 T	5T	5TE	တ	<u></u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
SMLATB										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.223 SMLATT

Description

Signed halfword multiply, word accumulate

Thumb syntax (32-bit)

SMLATT Rd, Rn, Rm, Ra

[1]

Arm syntax

SMLATT Rd, Rn, Rm, Ra

[1]

Notes

[1] Rd, Rn, Rm, $Ra \neq PC$; Rd, Rn, Rm, $Ra \neq SP$

In	struction	4 T	5T	5TE	6	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
SMLA	ATT										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.224 SMLAWB

Description

Signed multiply-accumulate wide

Thumb syntax (32-bit)

SMLAWB Rd, Rn, Rm, Ra

[1]

Arm syntax

SMLAWB Rd, Rn, Rm, Ra

[1]

Notes

[1] Rd, Rn, Rm, $Ra \neq PC$; Rd, Rn, Rm, $Ra \neq SP$

Instruction	4T	5T	5TE	တ	<u>6</u>	6 X	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
SMLAWB										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.225 SMLAWT

Description

Signed multiply-accumulate wide

Thumb syntax (32-bit)

SMLAWT Rd, Rn, Rm, Ra

[1]

Arm syntax

SMLAWT Rd, Rn, Rm, Ra

[1]

Notes

[1] Rd, Rn, Rm, $Ra \neq PC$; Rd, Rn, Rm, $Ra \neq SP$

	Instruction	4T	5 T	5TE	6	<u></u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
S	MLAWT										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.226 SMLSD

Description

Dual 16-bit signed multiply-subtract

Thumb syntax (32-bit)

SMLSD Rd, Rn, Rm, Ra

[1]

Arm syntax

SMLSD Rd, Rn, Rm, Ra

[1]

Notes

[1] Rd, Rn, Rm, $Ra \neq PC$; Rd, Rn, Rm, $Ra \neq SP$

	Instruction	4T	5 T	5TE	6	<u></u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
S	MLSD										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.227 SMLSDX

Description

Dual 16-bit signed multiply-subtract with exchange

Thumb syntax (32-bit)

SMLSDX Rd, Rn, Rm, Ra

[1]

Arm syntax

SMLSDX Rd, Rn, Rm, Ra

[1]

Notes

[1] Rd, Rn, Rm, $Ra \neq PC$; Rd, Rn, Rm, $Ra \neq SP$

Instruc	tion	4T	5 T	5TE	6	<u></u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
SMLSDX											•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.228 SMLSLD

Description

Dual 16-bit signed multiply-subtract, doubleword accumulate

Thumb syntax (32-bit)

SMLSLD Rd, Rn, Rm, Ra

[1]

Arm syntax

SMLSLD Rd, Rn, Rm, Ra

[1]

Notes

[1] Rd, Rn, Rm, $Ra \neq PC$; Rd, Rn, Rm, $Ra \neq SP$; $Rd \neq Rn$

Instruction	4 T	5T	5TE	တ	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
SMLSLD										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.229 SMLSLDX

Description

Dual 16-bit signed multiply-subtract with exchange, doubleword accumulate

Thumb syntax (32-bit)

SMLSLDX Rd, Rn, Rm, Ra

[1]

Arm syntax

SMLSLDX Rd, Rn, Rm, Ra

[1]

Notes

[1] Rd, Rn, Rm, $Ra \neq PC$; Rd, Rn, Rm, $Ra \neq SP$; $Rd \neq Rn$

Instruction	4 T	5T	5TE	6	၅	6 X	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
SMLSLDX										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.230 SMMLA

Description

Signed most-significant-word multiply-accumulate

Thumb syntax (32-bit)

SMMLA Rd, Rn, Rm, Ra

[1]

Arm syntax

SMMLA Rd, Rn, Rm, Ra

[1]

Notes

[1] Rd, Rn, Rm, $Ra \neq PC$; Rd, Rn, Rm, $Ra \neq SP$

	Instruction	4T	5 T	5TE	တ	<u></u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
9	SMMLA										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.231 SMMLAR

Description

Signed most-significant-word multiply-accumulate, rounded

Thumb syntax (32-bit)

SMMLAR Rd, Rn, Rm, Ra

[1]

Arm syntax

SMMLAR Rd, Rn, Rm, Ra

[1]

Notes

[1] Rd, Rn, Rm, $Ra \neq PC$; Rd, Rn, Rm, $Ra \neq SP$

	Instruction	4T	5 T	5TE	6	<u></u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
5	SMMLAR										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.232 SMMLS

Description

Signed most-significant-word multiply-subtract

Thumb syntax (32-bit)

SMMLS Rd, Rn, Rm, Ra

[1]

Arm syntax

SMMLS Rd, Rn, Rm, Ra

[1]

Notes

[1] Rd, Rn, Rm, $Ra \neq PC$; Rd, Rn, Rm, $Ra \neq SP$

Instruction	4T	5T	5TE	6	၅	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A		8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
SMMLS										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.233 SMMLSR

Description

Signed most-significant-word multiply-subtract, rounded

Thumb syntax (32-bit)

SMMLSR Rd, Rn, Rm, Ra

[1]

Arm syntax

SMMLSR Rd, Rn, Rm, Ra

[1]

Notes

[1] Rd, Rn, Rm, $Ra \neq PC$; Rd, Rn, Rm, $Ra \neq SP$

	Instruction	4T	5T	5TE	တ	<u></u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
5	SMMLSR										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.234 SMMUL

Description

Signed most-significant-word multiply

Thumb syntax (32-bit)

SMMUL Rd, Rn, Rm [1]

Arm syntax

SMMUL Rd, Rn, Rm [1]

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$

	Instruction	4T	5 T	5TE	တ	<u></u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
5	SMMUL										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.235 SMMULR

Description

Signed most-significant-word multiply, rounded

Thumb syntax (32-bit)

SMMULR Rd, Rn, Rm

[1]

Arm syntax

SMMULR Rd, Rn, Rm

[1]

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$

	Instruction	4T	5T	5TE	တ	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
5	SMMULR										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.236 SMUAD

Description

Dual signed multiply-add

Thumb syntax (32-bit)

SMUAD Rd, Rn, Rm [1]

Arm syntax

SMUAD Rd, Rn, Rm [1]

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$

	Instruction	4T	5 T	5TE	6	<u></u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
5	SMUAD										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.237 SMUADX

Description

Dual signed multiply-add with exchange

Thumb syntax (32-bit)

SMUADX Rd, Rn, Rm

[1]

Arm syntax

SMUADX Rd, Rn, Rm

[1]

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$

	Instruction	4T	5T	5TE	တ	<u></u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
5	SMUADX										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.238 SMULBB

Description

Signed halfword multiply, bottom-bottom

Thumb syntax (32-bit)

SMULBB Rd, Rn, Rm

[1]

Arm syntax

SMULBB Rd, Rn, Rm

[1]

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$

Instruction	4 T	5T	5TE	6	<u>6</u>	6 K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
SMULBB			•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•				•		

- Arm mode only
- Thumb mode only
- Arm and Thumb modes

7.1.239 SMULBT

Description

Signed halfword multiply, bottom-top

Thumb syntax (32-bit)

SMULBT Rd, Rn, Rm

[1]

Arm syntax

SMULBT Rd, Rn, Rm

[1]

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$

Instruction	4T	5T	5TE	6	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
SMULBT			•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•				•		

- Arm mode only
- Thumb mode only
- Arm and Thumb modes

7.1.240 SMULL

Description

Signed multiply long

Thumb syntax (32-bit)

SMULL Rd, Rn, Rm, Ra [1]

Arm syntax

 SMULL
 Rd, Rn, Rm, Ra
 [2]

 SMULLS
 Rd, Rn, Rm, Ra
 [2]

Notes

[1] Rd, Rn, Rm, $Ra \neq PC$; Rd, Rn, Rm, $Ra \neq SP$; $Rd \neq Rn$

[2] Rd, Rn, Rm, $Ra \neq PC$; $Rd \neq Rn \neq Rm$

Instruction	4T	5T	5TE	6	6	6 X	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7	8-M.Base	8-M.Main
SMULL	•	•	•							•	•	•	•	•	•	•	•	•	•			•	•		•

- Arm mode only
- Thumb mode only

7.1.241 SMULTB

Description

Signed halfword multiply, top-bottom

Thumb syntax (32-bit)

SMULTB Rd, Rn, Rm

[1]

Arm syntax

SMULTB Rd, Rn, Rm

[1]

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$

Instruction	4 T	5T	5TE	6	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
SMULTB			•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•				•		

- Arm mode only
- Thumb mode only
- Arm and Thumb modes

7.1.242 SMULTT

Description

Signed halfword multiply, top-top

Thumb syntax (32-bit)

SMULTT Rd, Rn, Rm

[1]

Arm syntax

SMULTT Rd, Rn, Rm

[1]

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$

Instruction	4 T	5T	5TE	6	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
SMULTT			•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•				•		

- Arm mode only
- Thumb mode only
- Arm and Thumb modes

7.1.243 SMULWB

Description

Signed multiply wide

Thumb syntax (32-bit)

SMULWB Rd, Rn, Rm [1]

Arm syntax

SMULWB Rd, Rn, Rm [1]

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$

Instruction	4 T	5 T	5TE	6	<u>6</u>	6 K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
SMULWB			•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•				•		

- Arm mode only
- Thumb mode only
- Arm and Thumb modes

7.1.244 SMULWT

Description

Signed multiply wide

Thumb syntax (32-bit)

SMULWT Rd, Rn, Rm

[1]

Arm syntax

SMULWT Rd, Rn, Rm

[1]

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$

Instruction	4 T	5T	5TE	6	၅	6 X	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8- 7 2	6-M	M-S9	7-M	7	8-M.Base	8-M.Main
SMULWT			•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•				•		

- Arm mode only
- Thumb mode only
- Arm and Thumb modes

7.1.245 SMUSD

Description

Dual signed multiply-subtract

Thumb syntax (32-bit)

SMUSD Rd, Rn, Rm [1]

Arm syntax

SMUSD Rd, Rn, Rm [1]

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$

	Instruction	4T	5 T	5TE	တ	၅	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
!	SMUSD										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.246 SMUSDX

Description

Dual signed multiply-subtract with exchange

Thumb syntax (32-bit)

SMUSDX Rd, Rn, Rm

[1]

Arm syntax

SMUSDX Rd, Rn, Rm

[1]

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$

Instruction	4 T	5T	5TE	6	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
SMUSDX										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.247 SRS

Description

Store return state

Thumb syntax (32-bit)

SRS SP, #0...31 SRS SP!, #0...31

Arm syntax

SRS SP, #0...31 SRS SP!, #0...31

Availability

Instruction	4T	5T	5TE	6	6	6 K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A		8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
SRS				•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•						

• Arm and Thumb modes

7.1.248 SRSDA

Description

Store return state, decrement after

Arm syntax

SRSDA SP, #0...31 **SP!**, #0...31

Availability

Instruction	4T	5T	5TE	6	<u></u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
SRSDA				•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•						

Arm mode only

7.1.249 SRSDB

Description

Store return state, decrement before

Thumb syntax (32-bit)

SRSDB SP, #0...31 SRSDB SP!, #0...31

Arm syntax

SRSDB SP, #0...31 SRSDB SP!, #0...31

Availability

Instruction	47	5T	5TE	6	၂	6 X	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
SRSDB				•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•						

• Arm and Thumb modes

7.1.250 SRSIA

Description

Store return state, increment after

Thumb syntax (32-bit)

SRSIA SP, #0...31 SRSIA SP!, #0...31

Arm syntax

SRSIA SP, #0...31 SRSIA SP!, #0...31

Availability

Instruction	41	<u>5</u>	STE	ြ	<u></u>	6 X	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A		8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
SRSIA				•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•						

• Arm and Thumb modes

7.1.251 SRSIB

Description

Store return state, increment before

Arm syntax

SRSIB SP, #0...31 SRSIB SP!, #0...31

Availability

Instruction	4 T	5T	5TE	6	<u></u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
SRSIB				•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•						

Arm mode only

7.1.252 SSAT

Description

Signed saturate

Thumb syntax (32-bit)

SSAT *Rd*, #1...32, *Rn*

[1]

Arm syntax

SSAT *Rd*, #1...32, *Rn*

[1]

Notes

[1] Rd, $Rm \neq PC$; Rd, $Rm \neq SP$

Instruction	4T	5T	5TE	တ	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
SSAT										•	•	•	•	•	•	•	•	•	•			•	•		•

- Thumb mode only
- Arm and Thumb modes

7.1.253 SSAT16

Description

Signed saturate, parallel halfwords

Thumb syntax (32-bit)

SSAT16 *Rd*, #1...16, *Rn*

[1]

Arm syntax

SSAT16 *Rd*, #1...16, *Rn*

[1]

Notes

[1] Rd, $Rm \neq PC$; Rd, $Rm \neq SP$

Instruction	4T	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
SSAT16										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.254 SSAX

Description

Signed parallel subtract and add with exchange, 16-bit

Thumb syntax (32-bit)

SSAX Rd, Rn, Rm

[1]

Arm syntax

SSAX Rd, Rn, Rm

[1]

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$

	Instruction	4T	5T	5TE	6	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
9	SSAX										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.255 SSUB16

Description

Signed parallel subtract, 16-bit

Thumb syntax (32-bit)

SSUB16 Rd, Rn, Rm

[1]

Arm syntax

SSUB16 Rd, Rn, Rm

[1]

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$

Instruction	4 T	5T	5TE	6	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
SSUB16										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.256 SSUB8

Description

Signed parallel subtract, 8-bit

Thumb syntax (32-bit)

SSUB8 *Rd*, *Rn*, *Rm* [1]

Arm syntax

SSUB8 *Rd*, *Rn*, *Rm* [1]

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$

Instruction	4T	5T	5TE	တ	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
SSUB8										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.257 STL

Description

Store-release word

Thumb syntax (32-bit)

STL Rd, [Rn] [1]

Arm syntax

STL Rd, [Rn] [1]

Notes

[1] Rd, $Rn \neq PC$; $Rd \neq SP$

Instruction	4T	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
STL														•	•	•	•	•	•					•	•

- Thumb mode only
- Arm and Thumb modes

[1]

7.1.258 STLB

Description

Store-release byte

Thumb syntax (32-bit)

STLB Rd, [Rn]

Arm syntax

STLB Rd, [Rn] [1]

Notes

[1] Rd, $Rn \neq PC$; $Rd \neq SP$

	Instruction	4T	5T	5TE	တ	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
5	STLB														•	•	•	•	•	•					•	•

- Thumb mode only
- Arm and Thumb modes

7.1.259 STLH

Description

Store-release halfword

Thumb syntax (32-bit)

STLH Rd, [Rn] [1]

Arm syntax

STLH Rd, [Rn] [1]

Notes

[1] Rd, $Rn \neq PC$; $Rd \neq SP$

	Instruction	4T	5T	5TE	6	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
9	STLH														•	•	•	•	•	•					•	•

- Thumb mode only
- Arm and Thumb modes

7.1.260 STM

Description

Store multiple

Thumb syntax (16-bit)

Thumb syntax (32-bit)

Arm syntax

Notes

[1] Rd must be R0...R7; $Rd \neq PC$

[2] $Rd \neq PC$

Instruction	4T	5 T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
STM	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.261 STMDA

Description

Store multiple decrement after

Thumb syntax (16-bit)

STMDA Rd, $\{Rn$, Rm...

Thumb syntax (32-bit)

Arm syntax

Notes

[1] $Rd \neq PC$

Instruction	4T	5T	5TE	တ	<u></u>	6 K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7 E	8-M.Base	8-M.Main
STMDA	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.262 STMDB

Description

Store multiple decrement before

Thumb syntax (16-bit)

STMDB SP!, {Rn, Rm...}

Thumb syntax (32-bit)

Arm syntax

Notes

[1] $Rd \neq PC$

Instruction	4T	5T	5TE	တ	<u></u>	6 X	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
STMDB	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.263 STMEA

Description

Store multiple empty ascending

Thumb syntax (16-bit)

STMEA SP!, {Rn, Rm...}

Thumb syntax (32-bit)

Arm syntax

Notes

[1] $Rd \neq PC$

Instruction	4 T	5T	5TE	6	<u>6</u>	6 K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A		8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
STMEA	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.264 STMED

Description

Store multiple empty descending

Thumb syntax (16-bit)

STMED Rd, $\{Rn$, Rm...

Thumb syntax (32-bit)

STMED Rd, $\{Rn$, Rm...} [1]

Arm syntax

 STMED
 Rd, {Rn, Rm...}
 [1]

 STMED
 Rd!, {Rn, Rm...}
 [1]

Notes

[1] $Rd \neq PC$

Instruction	4 T	5T	5TE	6	<u>6</u>	6 天	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
STMED	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.265 STMFA

Description

Store multiple full ascending

Thumb syntax (16-bit)


STMFA Rd, {Rn, Rm...}

Thumb syntax (32-bit)

Arm syntax

Notes

[1] $Rd \neq PC$



- Thumb mode only
- Arm and Thumb modes

7.1.266 STMFD

Description

Store multiple full descending

Thumb syntax (16-bit)

STMFD {Rn, Rm...}
STMFD Rd, {Rn, Rm...}
STMFD Rd!, {Rn, Rm...} [1]

Thumb syntax (32-bit)

Arm syntax

Notes

[1] Rd must be R0...R7; $Rd \neq PC$

[2] $Rd \neq PC$

Instruction	4T	5T	5TE	6	<u></u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main	
STMFD	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	

- Thumb mode only
- Arm and Thumb modes

7.1.267 STMIA

Description

Store multiple increment after

Thumb syntax (16-bit)

Thumb syntax (32-bit)

Arm syntax

 STMIA
 Rd, {Rn, Rm...}
 [2]

 STMIA
 Rd!, {Rn, Rm...}
 [2]

Notes

[1] Rd must be R0...R7; $Rd \neq PC$

[2] *Rd* ≠ **PC**

Instruction	47	5 T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A		8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
STMIA	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.268 STMIB

Description

Store multiple increment before

Thumb syntax (16-bit)

STMIB Rd, {Rn, Rm...}

Thumb syntax (32-bit)

Arm syntax

Notes

[1] $Rd \neq PC$

Instruction	4 T	5T	5TE	o	6	6 K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A		8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
STMIB	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.269 STR

Description

Store word

Thumb syntax (16-bit)

STR	Rt,[Rn,#0124]	[1]
STR	Rt, [SP, #01020]	[2]
STR	Rt,[Rn,Rm]	[3]

Thumb syntax (32-bit)

STR	Rt,[Rn,#-2554095]	[4]
STR	Rt,[Rn,#-255255]!	[5]
STR	Rt,[Rn],#-255255	[5]
STR	Rt, [Rn, Rm, LSL #13]	[6]

Arm syntax

STR	Rt,[Rn,#-40954095]	[5]
STR	Rt,[Rn,#-40954095]!	[5]
STR	Rt,[Rn],#-40954095	[5]
STR	Rt,[Rn],±Rm,shift	[7]
STR	Rt,[Rn,±Rm]	[7]
STR	Rt,[Rn,±Rm]!	[7]

Notes

- [1] Rt, Rn must be R0...R7; offset a multiple of 4
- [2] offset a multiple of 4
- [3] Rt, Rn, Rm must be **R0**...**R7**
- [4] Rt, $Rn \neq PC$
- [5] Rt, $Rn \neq PC$; $Rt \neq Rn$
- [6] Rt, Rn, $Rm \neq PC$; $Rm \neq SP$; LSL #0 is also permitted
- [7] Rt, Rn, $Rm \neq PC$; $Rm \neq SP$; $Rt \neq Rn$

Instruction	4 T	5T	5TE	6	6J	6 K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
STR	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.270 STRB

Description

Store byte

Thumb syntax (16-bit)

STRB	Rt,[Rn,#031]	[1]
STRB	Rt,[Rn,Rm]	[2]

Thumb syntax (32-bit)

STRB	Rt,[Rn,#-2554095]	[3]
STRB	Rt,[Rn,#-255255]!	[4]
STRB	Rt,[Rn],#-255255	[4]
STRB	Rt, [Rn, Rm, LSL #13]	[5]

Arm syntax

STRB	Rt,[Rn,#-40954095]	[3]
STRB	Rt,[Rn,#-40954095]!	[4]
STRB	Rt,[Rn],#-40954095	[4]
STRB	Rt,[Rn], ±Rm, shift	[6]
STRB	Rt, [Rn, ±Rm]	[7]
STRB	Rt, [Rn, ±Rm]!	[6]

Notes

- [1] Rt, Rn must be **R0**...**R7**
- [2] Rt, Rn, Rm must be **R0**...**R7**
- [3] Rt, $Rn \neq PC$; $Rt \neq SP$
- [4] Rt, $Rn \neq PC$; $Rt \neq SP$; $Rt \neq Rn$
- [5] Rt, Rn, $Rm \neq PC$; Rt, $Rm \neq SP$; LSL #0 is also permitted
- [6] Rt, Rn, $Rm \neq PC$; Rt, $Rm \neq SP$; $Rt \neq Rn$
- [7] Rt, Rn, $Rm \neq PC$; Rt, $Rm \neq SP$

Instruction	4T	5 T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A		8.3-A	8.4-A	8-R	6-M	M-S9	7-M	7E-M	8-M.Base	8-M.Main
STRB	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.271 STRBT

Description

Store byte, user mode

Thumb syntax (32-bit)

STRBT Rt, [Rn, #0...255] [1]

Arm syntax

 STRBT
 Rt, [Rn], #-4095...4095
 [2]

 STRBT
 Rt, [Rn], ±Rm, shift
 [3]

Notes

[1] Rt, $Rn \neq PC$; $Rt \neq SP$

[2] Rt, $Rn \neq PC$; $Rt \neq SP$; $Rt \neq Rn$

[3] Rt, Rn, $Rm \neq PC$; Rt, $Rm \neq SP$; $Rt \neq Rn$

Instruction	4Т	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main	
STRBT	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•			•	•		•	

- Arm mode only
- Thumb mode only
- Arm and Thumb modes

7.1.272 STRD

Description

Store doubleword

Thumb syntax (32-bit)

STRD	Rd1, Rd2, [Rn, #-10201020]	[1]
STRD	Rd1, Rd2, [Rn, #-10201020]!	[2]
STRD	Rd1, Rd2, [Rn], #-10201020	[2]

Arm syntax

STRD	Rd1, Rd2, [Rn, #-255255]	[3]
STRD	Rd1, Rd2, [Rn, #-255255]!	[4]
STRD	Rd1, Rd2, [Rn], #-255255	[3]
STRD	$Rd1$, $Rd2$, $[Rn, \pm Rm]$	[5]
STRD	$Rd1$, $Rd2$, $[Rn$, $\pm Rm$]!	[6]
STRD	Rd1, Rd2, [Rn], ±Rm	[6]

Notes

- [1] Rd1, Rd2, $Rn \neq PC$; Rd1, $Rd2 \neq SP$; offset a multiple of 4
- [2] Rd1, Rd2, Rn \neq PC; Rd1, Rd2 \neq SP; Rd1 \neq Rn; Rd2 \neq Rn; offset a multiple of 4
- [3] Rd1, Rd2, $Rn \neq PC$; $Rd2 \neq SP$; Rd1 must be an even-numbered register; Rd2 must be the following odd-numbered register
- [4] Rd1, Rd2, $Rn \neq PC$; $Rd2 \neq SP$; $Rd1 \neq Rn$; $Rd2 \neq Rn$; Rd1 must be an even-numbered register; Rd2 must be the following odd-numbered register
- [5] Rd1, Rd2, Rn, $Rm \neq PC$; Rd2, $Rm \neq SP$; $Rd1 \neq Rd2$; Rd1 must be an even-numbered register; Rd2 must be the following odd-numbered register
- [6] Rd1, Rd2, Rn, $Rm \neq PC$; Rd2, $Rm \neq SP$; $Rd1 \neq Rd2 \neq Rm$; Rd1 must be an even-numbered register; Rd2 must be the following odd-numbered register

Instruction	4T	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
STRD			•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•			•	•		•

- Arm mode only
- Thumb mode only
- Arm and Thumb modes

7.1.273 STREX

Description

Store word exclusive

Thumb syntax (32-bit)

STREX Rd1, Rd2, [Rn, #0...1020] [1]

Arm syntax

STREX *Rd1*, *Rd2*, [*Rn*] [2]

Notes

[1] Rd1, Rd2, $Rn \neq PC$; Rd1, $Rd2 \neq SP$; $Rd1 \neq Rd2$; $Rd1 \neq Rn$; offset a multiple of 4

[2] Rd1, Rd2, $Rn \neq PC$; Rd1, $Rd2 \neq SP$; $Rd1 \neq Rd2$; $Rd1 \neq Rn$

Instruction	4 T	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
STREX										•	•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.274 STREXB

Description

Store byte exclusive

Thumb syntax (32-bit)

STREXB Rd1, Rd2, [Rn]

[1]

Arm syntax

STREXB Rd1, Rd2, [Rn]

[1]

Notes

[1] Rd1, Rd2, $Rn \neq PC$; Rd1, $Rd2 \neq SP$; $Rd1 \neq Rd2$; $Rd1 \neq Rn$

Instruction	4 T	5T	5TE	တ	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
STREXB										•	•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.275 STREXD

Description

Store doubleword exclusive

Thumb syntax (32-bit)

STREXD Rd, Rt1, Rt2, [Rn]

[1]

Arm syntax

STREXD Rd, Rt1, Rt2, [Rn]

[2]

Notes

[1] Rd, Rt1, Rt2, $Rn \neq PC$; Rd, Rt1, $Rt2 \neq SP$; $Rd \neq Rt1$; $Rd \neq Rt2$; $Rd \neq Rn$

[2] Rd, Rt1, Rt2, $Rn \neq PC$; Rd, Rt1, $Rt2 \neq SP$; $Rd \neq Rt1$; $Rd \neq Rt2$; $Rd \neq Rn$; Rd must be an even-numbered register; Rt1 must be the following odd-numbered register

Availability

Instruction	4T	5T	5TE	6	6	6 K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A		8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
STREXD										•	•	•	•	•	•	•	•	•	•						

Arm and Thumb modes

7.1.276 STREXH

Description

Store halfword exclusive

Thumb syntax (32-bit)

STREXH Rd1, Rd2, [Rn]

[1]

Arm syntax

STREXH Rd1, Rd2, [Rn]

[1]

Notes

[1] Rd1, Rd2, $Rn \neq PC$; Rd1, $Rd2 \neq SP$; $Rd1 \neq Rd2$; $Rd1 \neq Rn$

Instruction	4T	5T	5TE	တ	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
STREXH										•	•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.277 STRH

Description

Store halfword

Thumb syntax (16-bit)

STRH	Rt,[Rn,#062]	[1]
STRH	Rt,[Rn,Rm]	[2]

Thumb syntax (32-bit)

STRH	Rt,[Rn,#-2554095]	[3]
STRH	Rt,[Rn,#-255255]!	[4]
STRH	Rt,[Rn],#-255255	[4]
STRH	Rt, [Rn, Rm, LSL #13]	[5]

Arm syntax

STRH	Rt,[Rn,#-255255]	[3]
STRH	Rt,[Rn,#-255255]!	[4]
STRH	Rt,[Rn],#-255255	[4]
STRH	$Rt, [Rn, \pm Rm]$	[6]
STRH	$Rt, [Rn, \pm Rm]!$	[7]
STRH	Rt,[Rn],±Rm	[7]

Notes

- [1] Rt, Rn must be R0...R7; offset a multiple of 2
- [2] Rt, Rn, Rm must be **R0**...**R7**
- [3] Rt, $Rn \neq PC$; $Rt \neq SP$
- [4] Rt, $Rn \neq PC$; $Rt \neq SP$; $Rt \neq Rn$
- [5] Rt, Rn, $Rm \neq PC$; Rt, $Rm \neq SP$; LSL #0 is also permitted
- [6] Rt, Rn, $Rm \neq PC$; Rt, $Rm \neq SP$
- [7] Rt, Rn, Rm \neq PC; Rt, Rm \neq SP; Rt \neq Rn

Instruction	4T	5 T	5TE	6	6J	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A		8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
STRH	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.278 STRHT

Description

Store halfword, user mode

Thumb syntax (32-bit)

STRHT Rt, [Rn, #0...255] [1]

Arm syntax

STRHT Rt, [Rn], #-255...255 [2] **STRHT** Rt, [Rn], ±Rm [3]

Notes

[1] Rt, $Rn \neq PC$; $Rt \neq SP$

[2] Rt, $Rn \neq PC$; $Rt \neq SP$; $Rt \neq Rn$

[3] Rt, Rn, $Rm \neq PC$; Rt, $Rm \neq SP$; $Rt \neq Rn$

Instruction	4 T	5T	5TE	6	6J	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
STRHT										•	•	•	•	•	•	•	•	•	•			•	•		•

- Thumb mode only
- Arm and Thumb modes

7.1.279 STRT

Description

Store word, user mode

Thumb syntax (32-bit)

STRT Rt, [Rn, #0...255] [1]

Arm syntax

STRT Rt, [Rn], #-4095...4095 [2] STRT Rt, [Rn], ±Rm, shift [3]

Notes

[1] Rt, $Rn \neq PC$; $Rt \neq SP$

[2] Rt, $Rn \neq PC$; $Rt \neq SP$; $Rt \neq Rn$

[3] Rt, Rn, $Rm \neq PC$; Rt, $Rm \neq SP$; $Rt \neq Rn$

Instruction	4 T	5T	5TE	o	<u></u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main	
STRT	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•			•	•		•	

- Arm mode only
- Thumb mode only
- Arm and Thumb modes

7.1.280 SUB

Description

Subtract

Thumb syntax (16-bit)

SUB	SP, SP, #0508	[1]
SUB	Rd, SP, # 0	[2]
SUB	Rd, PC, # 0	[2]
SUBS	Rd, Rn, Rm	[3]
SUBS	Rd ,# 0255	[4]
SUBS	Rd, Rn, #07	[5]

Thumb syntax (32-bit)

SUB	Rd, Rn, #04095	[6]
SUB	Rd, Rn, #const	[7]
SUB	Rd, Rn, Rm, shift	[8]
SUBS	Rd, Rn, #const	[7]
SUBS	Rd, Rn, Rm, shift	[8]

Arm syntax

SUB	Rd, Rn, #const	[9]
SUB	Rd, Rn, Rm, shift	[10]
SUB	Rd , SP, Rm , shift	[11]
SUBS	Rd, Rn, #const	[12]
SUBS	Rd, Rn, Rm, shift	[10]
SUBS	Rd , SP, Rm , shift	[11]

Notes

- [1] offset a multiple of 4
- [2] *Rd* must be **R0**...**R7**
- [3] Rd, Rn, Rm must be R0...R7; SUB permitted in an IT block
- [4] Rd must be RO...R7; SUB permitted in an IT block
- [5] Rd, Rn must be R0...R7; SUB permitted in an IT block
- [6] $Rd \neq PC$; $Rd \neq SP$
- [7] Rd, Rn \neq PC; Rd, Rn \neq SP; const is one of \$00xy00xy, \$xy00xy00, \$xyxyxyxy, \$xy LSL 0...24
- [8] Rd, Rn, Rm \neq PC; Rd, Rn, Rm \neq SP; shift is one of LSL #0...31, LSR #1...32, ASR #1...32, RRX
- [9] $Rd \neq SP$; const is \$xy ROR 2n
- [10] Rd, Rn, $Rm \neq PC$; Rd, $Rm \neq SP$; shift is one of LSL #0...31/Rs, LSR #1...32/Rs, ASR #1...32/Rs, ROR #1...31/Rs, RRX
- [11] Rd, $Rm \neq PC$; $Rm \neq SP$; shift is one of LSL #0...31/Rs, LSR #1...32/Rs, ASR #1...32/Rs, ROR #1...31/Rs, RRX
- [12] $Rd \neq PC$; $Rd \neq SP$; const is \$xy ROR 2n

Instruction	4T	5T	5TE	6	၅	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A		8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
SUB	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.281 SUBW

Description

Subtract

Thumb syntax (32-bit)

SUBW *Rd*, *Rn*, #0...4095

[1]

Notes

[1] $Rd \neq PC$; $Rd \neq SP$

Availability

Instruction	4 T	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-	8-M.Base	8-M.Main
SUBW										•	•	•	•	•	•	•	•	•	•			•	•		•

• Thumb mode only

7.1.282 SVC

Description

Supervisor call

Thumb syntax (16-bit)

SVC #0...255

Arm syntax

SVC *0...16777215*

Instruction	4T	5T	5TE	6	၅	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7 E	8-M.Base	8-M.Main
SVC	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•		•	•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.283 SXTAB

Description

Sign-extend byte, accumulate

Thumb syntax (32-bit)

SXTAB *Rd*, *Rn*, *Rm*{, **ROR** #*imm*} [1]

Arm syntax

SXTAB Rd, Rn, Rm{, ROR #imm} [1]

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$; imm is one of 0, 8, 16, or 24

Instruc	tion	4T	5T	5TE	6	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
SXTAB											•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.284 SXTAB16

Description

Sign-extend bytes, 16-bit parallel accumulate

Thumb syntax (32-bit)

Arm syntax

SXTAB16 *Rd*, *Rn*, *Rm*{, **ROR** #*imm*} [1]

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$; imm is one of 0, 8, 16, or 24

Instruction	4T	5T	5TE	6	6J	6K	6KZ	6 Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
SXTAB16										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.285 SXTAH

Description

Sign-extend halfword, accumulate

Thumb syntax (32-bit)

SXTAH *Rd*, *Rn*, *Rm*{, **ROR** #*imm*} [1]

Arm syntax

SXTAH Rd, Rn, Rm{, ROR #imm} [1]

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$; imm is one of 0, 8, 16, or 24

Instruction	4T	5T	5TE	6	6J	6K	6KZ	6 Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
SXTAH										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.286 SXTB

Description

Sign-extend byte

Thumb syntax (16-bit)

SXTB Rd, Rn

Thumb syntax (32-bit)

SXTB *Rd*, *Rn*{, **ROR** #*imm*} [1]

Arm syntax

SXTB *Rd*, *Rn*{, **ROR** #*imm*} [1]

Notes

[1] Rd, $Rn \neq PC$; Rd, $Rn \neq SP$; imm is one of 0, 8, 16, or 24



- Thumb mode only
- Arm and Thumb modes

7.1.287 SXTB16

Description

Sign-extend bytes, 16-bit parallel store

Thumb syntax (32-bit)

SXTB16 *Rd*, *Rn*{, **ROR** #*imm*} [1]

Arm syntax

SXTB16 *Rd*, *Rn*{, **ROR** #*imm*} [1]

Notes

[1] Rd, $Rn \neq PC$; Rd, $Rn \neq SP$; imm is one of 0, 8, 16, or 24

Instruction	4T	5T	5TE	6	6	6K	6KZ	6 Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A		8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
SXTB16										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.288 SXTH

Description

Sign-extend halfword

Thumb syntax (16-bit)

SXTH Rd, Rn

Thumb syntax (32-bit)


SXTH *Rd*, *Rn*{, **ROR** #*imm*} [1]

Arm syntax

SXTH *Rd*, *Rn*{, **ROR** #*imm*} [1]

Notes

[1] Rd, $Rn \neq PC$; Rd, $Rn \neq SP$; imm is one of 0, 8, 16, or 24



- Thumb mode only
- Arm and Thumb modes

7.1.289 TBB

Description

Table branch, byte

Thumb syntax (32-bit)

TBB [Rd, Rn]

Availability

Instruction	4T	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	M-S9	7-M	7E-M	8-M.Base	8-M.Main
ТВВ										•	•	•	•	•	•	•	•	•	•			•	•		•

7.1.290 TBH

Description

Table branch, halfword

Thumb syntax (32-bit)

TBH [*Rd*, *Rn*, **LSL** #1]

Availability

Instruction	4T	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	M-S9	7-M	7E-M	8-M.Base	8-M.Main
ТВН										•	•	•	•	•	•	•	•	•	•			•	•		•

7.1.291 TEQ

Description

Test equivalence

Thumb syntax (32-bit)

TEQ	Rn, #const	[1]
TEQ	Rn, Rm, shift	[2]
TEQS	Rd, #const	[3]
TEQS	Rd, Rn, shift	[4]

Arm syntax

TEQ	Rn, #const	[5]
TEQ	Rn, Rm, shift	[6]
TEQS	Rd, #const	[7]
TEQS	Rd, Rn, shift	[8]

Notes

- [1] $Rn \neq PC$; $Rn \neq SP$; const is one of \$00xy00xy, \$xy00xy00, \$xyxyxyxy, \$xy LSL 0...24
- [2] $Rn, Rm \neq PC; Rn, Rm \neq SP; shift is one of LSL #0...31, LSR #1...32, ASR #1...32, RRX$
- [3] $Rd \neq PC$; $Rd \neq SP$; const is one of \$00xy00xy, \$xy00xy00, \$xyxyxyxy, \$xy LSL 0...24
- [4] Rd, $Rn \neq PC$; Rd, $Rn \neq SP$; Shift is one of LSL #0...31, LSR #1...32, ASR #1...32, RRX
- [5] $Rn \neq PC$; $Rn \neq SP$; const is \$xy ROR 2n
- [6] Rn, $Rm \neq PC$; Rn, $Rm \neq SP$; shift is one of LSL #0...31/Rs, LSR #1...32/Rs, ASR #1...32/Rs, ROR #1...31/Rs, RRX
- [7] $Rd \neq PC$; $Rd \neq SP$; const is \$xy ROR 2n
- [8] Rd, $Rn \neq PC$; Rd, $Rn \neq SP$; shift is one of LSL #0...31/Rs, LSR #1...32/Rs, ASR #1...32/Rs, ROR #1...31/Rs, RRX

Instruction	4 T	5T	5TE	6	၅	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
TEQ	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•			•	•		•

- Arm mode only
- Thumb mode only
- Arm and Thumb modes

7.1.292 TST

Description

Test

Thumb syntax (16-bit)

TST	Rn, Rm	[1]
TSTS	Rd, Rn	[2]

Thumb syntax (32-bit)

TST	Rn, #const	[3]
TST	Rn, Rm, shift	[4]
TSTS	Rd, #const	[5]
TSTS	Rd, Rn, shift	[6]

Arm syntax

TST	Rn, #const	[7]
TST	Rn, Rm, shift	[8]
TSTS	Rd, #const	[9]
TSTS	Rd, Rn, shift	[10]

Notes

- [1] Rn, Rm must be **R0**...**R7**
- [2] Rd, Rn must be R0...R7
- [3] $Rn \neq PC$; $Rn \neq SP$; const is one of \$00xy00xy, \$xy00xy00, \$xyxyxyxy, \$xy LSL 0...24
- [4] $Rn, Rm \neq PC$; $Rn, Rm \neq SP$; shift is one of LSL #0...31, LSR #1...32, ASR #1...32, RRX
- [5] $Rd \neq PC$; $Rd \neq SP$; const is one of \$00xy00xy, \$xy00xy00, \$xyxyxyxy, \$xy LSL 0...24
- [6] Rd, $Rn \neq PC$; Rd, $Rn \neq SP$; Shift is one of LSL #0...31, LSR #1...32, ASR #1...32, RRX
- [7] $Rn \neq PC$; $Rn \neq SP$; const is \$xy ROR 2n
- [8] Rn, $Rm \neq PC$; Rn, $Rm \neq SP$; shift is one of LSL #0...31/Rs, LSR #1...32/Rs, ASR #1...32/Rs, ROR #1...31/Rs, RRX
- [9] $Rd \neq PC$; $Rd \neq SP$; const is \$xy ROR 2n
- [10] Rd, $Rn \neq PC$; Rd, $Rn \neq SP$; shift is one of LSL #0...31/Rs, LSR #1...32/Rs, ASR #1...32/Rs, ROR #1...31/Rs, RRX

Instruction	4 T	5T	5TE	6	<u></u>	6 K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A		8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
TST	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.293 TT

Description

Test target

Thumb syntax (32-bit)

TT Rd, Rn [1]

Notes

[1] Rd, $Rn \neq PC$; $Rd \neq SP$

Availability

	Instruction	4 T	5 T	5TE	6	6	6 K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	M-S9	M-2	7E-M	8-M.Base	8-M.Main
-	П																								•	•

7.1.294 TTA

Description

Test target

Thumb syntax (32-bit)

TTA Rd, Rn

[1]

Notes

[1] Rd, $Rn \neq PC$; $Rd \neq SP$

Availability

Instruction	4T	5T	5TE	6	6J	6K	6KZ	6 Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
TTA																								•	•

7.1.295 TTAT

Description

Test target

Thumb syntax (32-bit)

TTAT Rd, Rn

[1]

Notes

[1] Rd, $Rn \neq PC$; $Rd \neq SP$

Availability

	Instruction	4 T	5T	5TE	6	6	6K	6KZ	6 Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
-	ГТАТ																							•	•

7.1.296 TTT

Description

Test target

Thumb syntax (32-bit)

TTT Rd, Rn [1]

Notes

[1] Rd, $Rn \neq PC$; $Rd \neq SP$

Availability

Instruction	4T	5T	5TE	6	6J	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
TTT																								•	•

7.1.297 UADD16

Description

Unsigned parallel add, 16-bit

Thumb syntax (32-bit)

UADD16 Rd, Rn, Rm

[1]

Arm syntax

UADD16 Rd, Rn, Rm

[1]

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$

Instruction	4 T	5T	5TE	တ	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
UADD16										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.298 UADD8

Description

Unsigned parallel add, 8-bit

Thumb syntax (32-bit)

Arm syntax

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$

Instruction	4 T	5T	5TE	6	<u>6</u>	6 K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
UADD8										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.299 UASX

Description

Unsigned add and subtract with exchange, 16-bit

Thumb syntax (32-bit)

UASX Rd, Rn, Rm

[1]

Arm syntax

UASX Rd, Rn, Rm

[1]

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$

Instruction	4Т	5 T	5TE	6	<u>6</u>	6 K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
UASX										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.300 UBFX

Description

Bitfield extract, unsigned

Thumb syntax (32-bit)

UBFX Rd, Rn, #Lsb, #width [1]

Arm syntax

UBFX Rd, Rn, #Lsb, #width [1]

Notes

[1] Rd, $Rn \neq PC$; Rd, $Rn \neq SP$

Instruction	4T	5T	5TE	6	<u>6</u>	6 X	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
UBFX										•	•	•	•	•	•	•	•	•	•			•	•		•

- Thumb mode only
- Arm and Thumb modes

7.1.301 UDF

Description

Undefined

Thumb syntax (16-bit)

UDF #0...255

Thumb syntax (32-bit)

UDF #0...65535

Arm syntax

UDF *Rd*, #0...65535

Instruction	47	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
UDF	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.302 UDIV

Description

Unsigned divide

Thumb syntax (32-bit)

UDIV *Rd*, *Rn*, *Rm* [1]

Arm syntax

UDIV Rd, Rn, Rm [1]

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$

	Instruction	4T	5T	5TE	တ	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
l	UDIV											•	•		•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.303 UEXT16

Description

Zero-extend halfword

Thumb syntax (16-bit)

UEXT16 *Rd*, *Rn* [1]

Thumb syntax (32-bit)

UEXT16 *Rd*, *Rn*{, **ROR** #imm} [2]

Arm syntax

UEXT16 *Rd*, *Rn*{, **ROR** #*imm*} [2]

Notes

[1] only available when 'Relaxed UAL' enabled

[2] Rd, $Rn \neq PC$; Rd, $Rn \neq SP$; only available when 'Relaxed UAL' enabled; imm is one of 0, 8, 16, or 24

Instruction	4 T	5T	5TE	6	<u>6</u>	6K	6KZ	6 Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
UEXT16				•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.304 UEXT8

Description

Zero-extend byte

Thumb syntax (16-bit)

UEXT8 *Rd*, *Rn* [1]

Thumb syntax (32-bit)

UEXT8 *Rd*, *Rn*{, **ROR** #imm} [2]

Arm syntax

UEXT8 *Rd*, *Rn*{, **ROR** #*imm*} [2]

Notes

[1] only available when 'Relaxed UAL' enabled

[2] Rd, $Rn \neq PC$; Rd, $Rn \neq SP$; only available when 'Relaxed UAL' enabled; imm is one of 0, 8, 16, or 24

Instruction	4 T	5T	5TE	6	6J	6K	6KZ	6 Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
UEXT8				•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.305 UHADD16

Description

Unsigned parallel add, halved, 16-bit

Thumb syntax (32-bit)

Arm syntax

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$

Instruction	4Т	5T	5TE	6	<u>6</u>	6 K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
UHADD16										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.306 UHADD8

Description

Unsigned parallel add, halved, 8-bit

Thumb syntax (32-bit)

UHADD8 Rd, Rn, Rm

[1]

Arm syntax

UHADD8 Rd, Rn, Rm

[1]

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$

Instruction	4T	5T	5TE	6	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
UHADD8										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.307 UHASX

Description

Unsigned add and subtract with exchange, halved, 16-bit

Thumb syntax (32-bit)

UHASX Rd, Rn, Rm

[1]

Arm syntax

UHASX Rd, Rn, Rm

[1]

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$

Instruction	4Т	5T	5TE	6	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
UHASX										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.308 UHSAX

Description

Unsigned subtract and add with exchange, halved, 16-bit

Thumb syntax (32-bit)

UHSAX Rd, Rn, Rm

[1]

Arm syntax

UHSAX Rd, Rn, Rm

[1]

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$

Instruction	4 T	5T	5TE	6	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
UHSAX										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.309 UHSUB16

Description

Unsigned parallel subtract, halved, 16-bit

Thumb syntax (32-bit)

UHSUB16 *Rd*, *Rn*, *Rm* [1]

Arm syntax

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$

Instruction	4Т	5 T	5TE	6	<u>6</u>	6 K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
UHSUB16										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.310 UHSUB8

Description

Unsigned parallel subtract, halved, 8-bit

Thumb syntax (32-bit)

UHSUB8 Rd, Rn, Rm

[1]

Arm syntax

UHSUB8 Rd, Rn, Rm

[1]

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$

Instruction	4 T	5T	5TE	6	<u>6</u>	6 K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
UHSUB8										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.311 UMAAL

Description

Unsigned multiply-accumulate-accumulate long

Thumb syntax (32-bit)

UMAAL Rd, Rn, Rm, Ra

[1]

Arm syntax

UMAAL Rd, Rn, Rm, Ra

[1]

Notes

[1] Rd, Rn, Rm, $Ra \neq PC$; Rd, Rn, Rm, $Ra \neq SP$; $Rd \neq Rn$

Instruction	4T	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A		8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
UMAAL										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.312 UMLAL

Description

Unsigned multiply-accumulate long

Thumb syntax (32-bit)

UMLAL Rd, Rn, Rm, Ra [1]

Arm syntax

 UMLAL
 Rd, Rn, Rm, Ra
 [2]

 UMLALS
 Rd, Rn, Rm, Ra
 [2]

Notes

[1] Rd, Rn, Rm, $Ra \neq PC$; Rd, Rn, Rm, $Ra \neq SP$; $Rd \neq Rn$

[2] Rd, Rn, Rm, $Ra \neq PC$; $Rd \neq Rn \neq Rm$

Instruction	4T	5T	5TE	6	၅	6 K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
UMLAL	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•			•	•		•

- Arm mode only
- Thumb mode only

7.1.313 UMULL

Description

Unsigned multiply long

Thumb syntax (32-bit)

UMULL Rd, Rn, Rm, Ra [1]

Arm syntax

UMULL Rd, Rn, Rm, Ra [2]
UMULLS Rd, Rn, Rm, Ra [2]

Notes

[1] Rd, Rn, Rm, $Ra \neq PC$; Rd, Rn, Rm, $Ra \neq SP$; $Rd \neq Rn$

[2] Rd, Rn, Rm, $Ra \neq PC$; $Rd \neq Rn \neq Rm$

Instruction	4 T	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
UMULL	•	•	•							•	•	•	•	•	•	•	•	•	•			•	•		•

- Arm mode only
- Thumb mode only

7.1.314 UQADD16

Description

Unsigned parallel add, 16-bit, saturating

Thumb syntax (32-bit)

UQADD16 Rd, Rn, Rm

[1]

Arm syntax

UQADD16 Rd, Rn, Rm

[1]

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$

Instruction	4T	5T	5TE	6	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
UQADD16										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.315 UQADD8

Description

Unsigned parallel add, 8-bit, saturating

Thumb syntax (32-bit)

UQADD8 Rd, Rn, Rm

[1]

Arm syntax

UQADD8 Rd, Rn, Rm

[1]

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$

Instruction	4 T	5T	5TE	6	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
UQADD8										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.316 UQASX

Description

Unsigned parallel add and subtract with exchange, saturating

Thumb syntax (32-bit)

UQASX Rd, Rn, Rm

[1]

Arm syntax

UQASX Rd, Rn, Rm

[1]

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$

Inst	ruction	4 T	5T	5TE	6	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
UQASX											•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.317 UQSAX

Description

Unsigned parallel subtract and add with exchange, saturating

Thumb syntax (32-bit)

UQSAX Rd, Rn, Rm

[1]

Arm syntax

UQSAX Rd, Rn, Rm

[1]

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$

Instruction	4T	5T	5TE	တ	၅	6 X	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
UQSAX										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.318 UQSUB16

Description

Unsigned parallel subtract, 16-bit, saturating

Thumb syntax (32-bit)

Arm syntax

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$

Instruction	4 T	5T	5TE	6	<u>6</u>	6 K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
UQSUB16										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.319 UQSUB8

Description

Unsigned parallel subtract, 8-bit, saturating

Thumb syntax (32-bit)

UQSUB8 Rd, Rn, Rm

[1]

Arm syntax

UQSUB8 Rd, Rn, Rm

[1]

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$

Instruction	4 T	5T	5TE	တ	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
UQSUB8										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.320 USAD8

Description

Unsigned parallel sum of absolute differences, 8-bit

Thumb syntax (32-bit)

USAD8 Rd, Rn, Rm

[1]

Arm syntax

USAD8 Rd, Rn, Rm

[1]

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$

Instruction	4 T	5T	5TE	6	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
USAD8										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.321 USADA8

Description

Unsigned parallel sum of absolute differences and accumulate, 8-bit

Thumb syntax (32-bit)

USADA8 Rd, Rn, Rm, Ra

[1]

Arm syntax

USADA8 Rd, Rn, Rm, Ra

[1]

Notes

[1] Rd, Rn, Rm, $Ra \neq PC$; Rd, Rn, Rm, $Ra \neq SP$

Instruction	4 T	5T	5TE	တ	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
USADA8										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.322 USAT

Description

Unsigned saturate

Thumb syntax (32-bit)

USAT *Rd*, #0...31, *Rn*

[1]

Arm syntax

USAT *Rd*, #0...31, *Rn*

[1]

Notes

[1] Rd, $Rm \neq PC$; Rd, $Rm \neq SP$

Instruction	4 T	5T	5TE	6	6	65	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
USAT										•	•	•	•	•	•	•	•	•	•			•	•		•

- Thumb mode only
- Arm and Thumb modes

7.1.323 USAT16

Description

Unsigned saturate, parallel halfwords

Thumb syntax (32-bit)

USAT16 *Rd*, #0...15, *Rn*

[1]

Arm syntax

USAT16 *Rd*, #0...15, *Rn*

[1]

Notes

[1] Rd, $Rm \neq PC$; Rd, $Rm \neq SP$

Instruction	4 T	5T	5TE	6	၅	6 X	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	M-S9	7-M	7	8-M.Base	8-M.Main
USAT16										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.324 USAX

Description

Unsigned parallel subtract and add with exchange, 16-bit, saturating

Thumb syntax (32-bit)

USAX Rd, Rn, Rm

[1]

Arm syntax

USAX Rd, Rn, Rm

[1]

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$

In	struction	4 T	5T	5TE	6	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
USA	(•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.325 USUB16

Description

Unsigned parallel subtract, 16-bit

Thumb syntax (32-bit)

USUB16 Rd, Rn, Rm

[1]

Arm syntax

USUB16 Rd, Rn, Rm

[1]

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$

Instruction	4 T	5T	5TE	တ	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
USUB16										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.326 USUB8

Description

Unsigned parallel subtract, 8-bit

Thumb syntax (32-bit)

USUB8 *Rd*, *Rn*, *Rm* [1]

Arm syntax

USUB8 *Rd*, *Rn*, *Rm* [1]

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$

Instruction	4 T	5T	5TE	တ	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
USUB8										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.327 UXTAB

Description

Zero-extend byte, accumulate

Thumb syntax (32-bit)

UXTAB *Rd*, *Rn*, *Rm*{, **ROR** #*imm*} [1]

Arm syntax

UXTAB Rd, Rn, Rm{, ROR #imm} [1]

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$; imm is one of 0, 8, 16, or 24

Instruction	4T	5T	5TE	6	<u>6</u>	6 X	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
UXTAB										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.328 UXTAB16

Description

Zero-extend bytes, 16-bit parallel accumulate

Thumb syntax (32-bit)

Arm syntax

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$; imm is one of 0, 8, 16, or 24

Instruction	4 T	5T	5TE	တ	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
UXTAB16										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.329 UXTAH

Description

Zero-extend halfword, accumulate

Thumb syntax (32-bit)

Arm syntax

UXTAH Rd, Rn, Rm{, ROR #imm}
[1]

Notes

[1] Rd, Rn, $Rm \neq PC$; Rd, Rn, $Rm \neq SP$; imm is one of 0, 8, 16, or 24

Instruction	4T	5T	5TE	6	6J	6K	6KZ	6 Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
UXTAH										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.330 UXTB

Description

Zero-extend byte

Thumb syntax (16-bit)

UXTB Rd, Rn

Thumb syntax (32-bit)

Arm syntax

Notes

[1] Rd, $Rn \neq PC$; Rd, $Rn \neq SP$; imm is one of 0, 8, 16, or 24

Ins	truction	4T	5T	5TE	6	6	6 X	6KZ	6 Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
UXTB					•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.331 UXTB16

Description

Zero-extend bytes, 16-bit parallel store

Thumb syntax (32-bit)

UXTB16 Rd, Rn{, ROR #imm}

[1]

Arm syntax

UXTB16 Rd, Rn{, ROR #imm}

[1]

Notes

[1] Rd, $Rn \neq PC$; Rd, $Rn \neq SP$; imm is one of 0, 8, 16, or 24

Instruction	4T	5T	5TE	6	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
UXTB16										•	•	•	•	•	•	•	•	•	•				•		

- Thumb mode only
- Arm and Thumb modes

7.1.332 UXTH

Description

Zero-extend halfword

Thumb syntax (16-bit)

UXTH Rd, Rn

Thumb syntax (32-bit)

Arm syntax

Notes

[1] Rd, $Rn \neq PC$; Rd, $Rn \neq SP$; imm is one of 0, 8, 16, or 24

Instruction	4T	5 T	5TE	6	6	6 K	6KZ	6 Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
UXTH				•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.333 VABS

Description

Floating-point absolute

Thumb syntax (32-bit)

VABS.F32 *Sd*, *Sn* **VABS.F64** *Dd*, *Dn*

Arm syntax

VABS.F32 Sd, Sn VABS.F64 Dd, Dn

	Instruction	47	5T	5TE	6	6J	6K	6KZ	6Z	6ZK	6T2	7VE	7-R		8-A		8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
V	ABS											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.334 VADD

Description

Floating-point add

Thumb syntax (32-bit)

VADD.F32 *Sd*, *Sn*, *Sm* **VADD.F64** *Dd*, *Dn*, *Dm*

Arm syntax

VADD.F32 *Sd*, *Sn*, *Sm* **VADD.F64** *Dd*, *Dn*, *Dm*

Instruction	4 T	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
VADD											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.335 VCMP

Description

Floating-point compare

Thumb syntax (32-bit)

VCMP.F32 *Sd*, *Sn* VCMP.F64 *Dd*, *Dn*

Arm syntax

VCMP.F32 *Sd*, *Sn* VCMP.F64 *Dd*, *Dn*

	Instruction	47	5T	5TE	6	<u></u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A		8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
\	/CMP											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.336 VCMPE

Description

Floating-point compare raising exception on NaN

Thumb syntax (32-bit)

VCMPE.F32 Sd, Sn VCMPE.F64 Dd, Dn

Arm syntax

VCMPE.F32 Sd, Sn VCMPE.F64 Dd, Dn

	Instruction	4T	5T	5TE	6	6	6 K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A		8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
١	/CMPE											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.337 VCVT

Description

Floating-point convert

Thumb syntax (32-bit)

VCVT.U32.F32	Sd , Sn
VCVT.S32.F32	Sd, Sn
VCVT.F32.U32	Sd, Sn
VCVT.F32.S32	Sd, Sn
VCVT.F32.F64	Sd, Dn
VCVT.U32.F64	Sd, Dn
VCVT.S32.F64	Sd, Dn
VCVT.F64.F32	Dd, Sn
VCVT.F64.U32	Dd, Sn
VCVT.F64.S32	Dd, Sn

Arm syntax

VCVT.U32.F32	Sd, Sn
VCVT.S32.F32	Sd, Sn
VCVT.F32.U32	Sd, Sn
VCVT.F32.S32	Sd, Sn
VCVT.F32.F64	Sd, Dn
VCVT.U32.F64	Sd, Dn
VCVT.S32.F64	Sd, Dn
VCVT.F64.F32	Dd, Sn
VCVT.F64.U32	Dd, Sn
VCVT.F64.S32	Dd, Sn

	Instruction	4T	5T	5TE	6	6J	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
'	VCVT											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode onlyArm and Thumb modes

7.1.338 VCVTA

Description

Floating-point convert to integer with rounding to nearest with ties away

Thumb syntax (32-bit)

Arm syntax

 VCVTA.U32.F32
 Sd, Sn

 VCVTA.S32.F32
 Sd, Sn

 VCVTA.U32.F64
 Sd, Dn

 VCVTA.S32.F64
 Sd, Dn

	Instruction	4T	5T	5TE	6	6	6 K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
V	/CVTA											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.339 VCVTB

Description

Floating-point convert bottom

Thumb syntax (32-bit)

 VCVTB.F32.F16
 Sd, Sn

 VCVTB.F16.F32
 Sd, Sn

 VCVTB.F16.F64
 Sd, Dn

 VCVTB.F64.F16
 Dd, Sn

Arm syntax

 VCVTB.F32.F16
 Sd, Sn

 VCVTB.F16.F32
 Sd, Sn

 VCVTB.F16.F64
 Sd, Dn

 VCVTB.F64.F16
 Dd, Sn

Instruction	4 T	5T	5TE	6	6	6 K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7	8-M.Base	8-M.Main
VCVTB											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.340 VCVTM

Description

Floating-point convert to integer with rounding to minus infinity

Thumb syntax (32-bit)

Arm syntax

 VCVTM.U32.F32
 Sd, Sn

 VCVTM.S32.F32
 Sd, Sn

 VCVTM.U32.F64
 Sd, Dn

 VCVTM.S32.F64
 Sd, Dn

Instruction	4 T	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
VCVTM											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.341 VCVTN

Description

Floating-point convert to integer with rounding to nearest

Thumb syntax (32-bit)

Arm syntax

 VCVTN.U32.F32
 Sd, Sn

 VCVTN.S32.F32
 Sd, Sn

 VCVTN.U32.F64
 Sd, Dn

 VCVTN.S32.F64
 Sd, Dn

	Instruction	4T	5T	5TE	6	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
'	VCVTN											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.342 VCVTP

Description

Floating-point convert to integer with rounding to positive infinity

Thumb syntax (32-bit)

Arm syntax

 VCVTP.U32.F32
 Sd, Sn

 VCVTP.S32.F32
 Sd, Sn

 VCVTP.U32.F64
 Sd, Dn

 VCVTP.S32.F64
 Sd, Dn

	Instruction	4T	5T	5TE	6	6	6 K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
\ \	/CVTP											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.343 VCVTR

Description

Floating-point convert to integer with rounding from FPSCR

Thumb syntax (32-bit)

 VCVTR.U32.F32
 Sd, Sn

 VCVTR.S32.F32
 Sd, Sn

 VCVTR.U32.F64
 Sd, Dn

 VCVTR.S32.F64
 Sd, Dn

Arm syntax

 VCVTR.U32.F32
 Sd, Sn

 VCVTR.S32.F32
 Sd, Sn

 VCVTR.U32.F64
 Sd, Dn

 VCVTR.S32.F64
 Sd, Dn

	Instruction	4T	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
\	/CVTR											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.344 VCVTT

Description

Floating-point convert top

Thumb syntax (32-bit)

 VCVTT.F32.F16
 Sd, Sn

 VCVTT.F16.F32
 Sd, Sn

 VCVTT.F16.F64
 Sd, Dn

 VCVTT.F64.F16
 Dd, Sn

Arm syntax

 VCVTT.F32.F16
 Sd, Sn

 VCVTT.F16.F32
 Sd, Sn

 VCVTT.F16.F64
 Sd, Dn

 VCVTT.F64.F16
 Dd, Sn

	Instruction	4T	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
V	CVTT											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.345 VDIV

Description

Floating-point divide

Thumb syntax (32-bit)

VDIV.F32 *Sd*, *Sn*, *Sm* **VDIV.F64** *Dd*, *Dn*, *Dm*

Arm syntax

VDIV.F32 *Sd*, *Sn*, *Sm* **VDIV.F64** *Dd*, *Dn*, *Dm*

	Instruction	4T	51	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A		8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
\	/DIV											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.346 VFMA

Description

Floating-point fused multiply-accumulate

Thumb syntax (32-bit)

VFMA.F32 *Sd*, *Sn*, *Sm* **VFMA.F64** *Dd*, *Dn*, *Dm*

Arm syntax

VFMA.F32 *Sd*, *Sn*, *Sm* **VFMA.F64** *Dd*, *Dn*, *Dm*

Instruction	4T	51	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	3	8-M.Base	8-M.Main
VFMA											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.347 VFMS

Description

Floating-point fused multiply-subtract

Thumb syntax (32-bit)

VFMS.F32 *Sd*, *Sn*, *Sm* **VFMS.F64** *Dd*, *Dn*, *Dm*

Arm syntax

VFMS.F32 *Sd*, *Sn*, *Sm* **VFMS.F64** *Dd*, *Dn*, *Dm*

	Instruction	47	5T	5TE	6	6	6 K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
٧	/FMS											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.348 VFNMA

Description

Floating-point fused negate-multiply-accumulate

Thumb syntax (32-bit)

VFNMA.F32 *Sd*, *Sn*, *Sm* **VFNMA.F64** *Dd*, *Dn*, *Dm*

Arm syntax

VFNMA.F32 *Sd*, *Sn*, *Sm* **VFNMA.F64** *Dd*, *Dn*, *Dm*

	Instruction	4T	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A		8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
١	/FNMA											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.349 VFNMS

Description

Floating-point fused negate-multiply-subtract

Thumb syntax (32-bit)

VFNMS.F32 *Sd*, *Sn*, *Sm* **VFNMS.F64** *Dd*, *Dn*, *Dm*

Arm syntax

VFNMS.F32 *Sd*, *Sn*, *Sm* **VFNMS.F64** *Dd*, *Dn*, *Dm*

Instruction	47	5T	5TE	6	<u></u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8- 7 2	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
VFNMS											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.350 VLDR

Description

Floating-point load

Thumb syntax (32-bit)

VLDR.32 Sn, [Rn, #-1020...1020] [1] VLDR.64 Dn, [Rn, #-1020...1020] [1]

Notes

[1] offset a multiple of 4

Availability

	Instruction	4T	5T	5TE	6	၅	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
٧	LDR											•	•	•	•	•	•	•	•	•			•	•	•	•

Thumb mode only

7.1.351 VMAXNM

Description

Floating-point maximum

Thumb syntax (32-bit)

VMAXNM.F32 *Sd*, *Sn*, *Sm* **VMAXNM.F64** *Dd*, *Dn*, *Dm*

Arm syntax

VMAXNM.F32 Sd, Sn, Sm VMAXNM.F64 Dd, Dn, Dm

Instruction	4 T	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
VMAXNM											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.352 VMINNM

Description

Floating-point minimum

Thumb syntax (32-bit)

VMINNM.F32 *Sd*, *Sn*, *Sm* **VMINNM.F64** *Dd*, *Dn*, *Dm*

Arm syntax

VMINNM.F32 Sd, Sn, Sm VMINNM.F64 Dd, Dn, Dm

Instruction	47	51	5TE	6	<u></u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8- 7 2	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
VMINNM											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.353 VMLA

Description

Floating-point multiply-accumulate

Thumb syntax (32-bit)

Arm syntax

Instruction	47	5T	5TE	6	L9	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	M-S9	7-M	7E-M	8-M.Base	8-M.Main
VMLA											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.354 VMLS

Description

Floating-point multiply-subtract

Thumb syntax (32-bit)

Arm syntax

Instruction	47	57	5TE	6	<u></u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
VMLS											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.355 VMOV

Description

Floating-point move

Thumb syntax (32-bit)

 VMOV
 Rd, Sn

 VMOV
 Sd, Rn

 VMOV
 Dd, Rn, Rm

 VMOV
 Rd1, Rd2, Dn

Availability

	Instruction	4T	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
'	VMOV											•	•	•	•	•	•	•	•	•			•	•	•	•

Thumb mode only

7.1.356 VMUL

Description

Floating-point multiply

Thumb syntax (32-bit)

VMUL.F32 *Sd*, *Sn*, *Sm* **VMUL.F64** *Dd*, *Dn*, *Dm*

Arm syntax

Instruction	4T	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
VMUL											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.357 VNEG

Description

Floating-point negate

Thumb syntax (32-bit)

VNEG.F32 *Sd*, *Sn* **VNEG.F64** *Dd*, *Dn*

Arm syntax

VNEG.F32 Sd, Sn VNEG.F64 Dd, Dn

Instruction	4T	5T	5TE	6	6J	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
VNEG											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.358 VNMLA

Description

Floating-point negate-multiply-accumulate

Thumb syntax (32-bit)

VNMLA.F32 *Sd*, *Sn*, *Sm* **VNMLA.F64** *Dd*, *Dn*, *Dm*

Arm syntax

VNMLA.F32 *Sd*, *Sn*, *Sm* **VNMLA.F64** *Dd*, *Dn*, *Dm*

Instruction	4 T	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
VNMLA											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.359 VNMLS

Description

Floating-point negate-multiply-subtract

Thumb syntax (32-bit)

VNMLS.F32 *Sd*, *Sn*, *Sm* **VNMLS.F64** *Dd*, *Dn*, *Dm*

Arm syntax

VNMLS.F32 *Sd*, *Sn*, *Sm* **VNMLS.F64** *Dd*, *Dn*, *Dm*

Instruction	4 T	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
VNMLS											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.360 VNMUL

Description

Floating-point negate-multiply

Thumb syntax (32-bit)

VNMUL.F32 *Sd*, *Sn*, *Sm* **VNMUL.F64** *Dd*, *Dn*, *Dm*

Arm syntax

VNMUL.F32 *Sd*, *Sn*, *Sm* **VNMUL.F64** *Dd*, *Dn*, *Dm*

	Instruction	4T	5T	5TE	6	6J	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
\	/NMUL											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.361 VRINTA

Description

Floating-point round to integer with ties away

Thumb syntax (32-bit)

VRINTA.F32.F32 *Sd*, *Sn* **VRINTA.F64.F64** *Dd*, *Dn*

Arm syntax

VRINTA.F32.F32 *Sd*, *Sn* **VRINTA.F64.F64** *Dd*, *Dn*

Instruction	47	57	5TE	6	<u></u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
VRINTA											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.362 **VRINTM**

Description

Floating-point round to integer towards minus infinity

Thumb syntax (32-bit)

VRINTM.F32.F32 *Sd*, *Sn* **VRINTM.F64.F64** *Dd*, *Dn*

Arm syntax

VRINTM.F32.F32 Sd, Sn VRINTM.F64.F64 Dd, Dn

Instruction	4 T	5 T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
VRINTM											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.363 VRINTN

Description

Floating-point round to integer with ties to even

Thumb syntax (32-bit)

VRINTN.F32.F32 *Sd*, *Sn* **VRINTN.F64.F64** *Dd*, *Dn*

Arm syntax

VRINTN.F32.F32 Sd, Sn VRINTN.F64.F64 Dd, Dn

Ins	struction	4T	5T	5TE	o	6J	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
VRIN	TN											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.364 VRINTP

Description

Floating-point round to integer towards positive infinity

Thumb syntax (32-bit)

VRINTP.F32.F32 *Sd*, *Sn* **VRINTP.F64.F64** *Dd*, *Dn*

Arm syntax

VRINTP.F32.F32 Sd, Sn VRINTP.F64.F64 Dd, Dn

Instruction	47	5T	5TE	6	6J	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
VRINTP											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.365 **VRINTR**

Description

Floating-point round to integer with rounding from FPSCR

Thumb syntax (32-bit)

VRINTR.F32.F32 Sd, Sn VRINTR.F64.F64 Dd, Dn

Arm syntax

VRINTR.F32.F32 Sd, Sn VRINTR.F64.F64 Dd, Dn

Instruction	4T	5T	5TE	6	6	6 K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	3	8-M.Base	8-M.Main
VRINTR											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.366 VRINTX

Description

Floating-point round to integer with rounding from FPSCR

Thumb syntax (32-bit)

VRINTX.F32.F32 *Sd*, *Sn* **VRINTX.F64.F64** *Dd*, *Dn*

Arm syntax

VRINTX.F32.F32 Sd, Sn VRINTX.F64.F64 Dd, Dn

Instruction	4 T	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
VRINTX											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.367 VRINTZ

Description

Floating-point round to integer towards zero

Thumb syntax (32-bit)

VRINTZ.F32.F32 *Sd*, *Sn* **VRINTZ.F64.F64** *Dd*, *Dn*

Arm syntax

VRINTZ.F32.F32 Sd, Sn VRINTZ.F64.F64 Dd, Dn

Instruction	4T	5T	5TE	o	6J	6 X	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
VRINTZ											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.368 **VSELEQ**

Description

Floating-point conditional select

Thumb syntax (32-bit)

VSELEQ.F32 *Sd*, *Sn*, *Sm* [1] **VSELEQ.F64** *Dd*, *Dn*, *Dm* [1]

Arm syntax

VSELEQ.F32 Sd, Sn, Sm VSELEQ.F64 Dd, Dn, Dm

Notes

[1] not permitted in an IT block

Instruction	4T	51	5TE	6	၅	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A		8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
VSELEQ											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.369 **VSELGE**

Description

Floating-point conditional select

Thumb syntax (32-bit)

VSELGE.F32 *Sd*, *Sn*, *Sm* [1] **VSELGE.F64** *Dd*, *Dn*, *Dm* [1]

Arm syntax

VSELGE.F32 Sd, Sn, Sm VSELGE.F64 Dd, Dn, Dm

Notes

[1] not permitted in an IT block

Instruction	4 T	5T	5TE	6	၅	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
VSELGE											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.370 **VSELGT**

Description

Floating-point conditional select

Thumb syntax (32-bit)

VSELGT.F32 *Sd*, *Sn*, *Sm* [1] **VSELGT.F64** *Dd*, *Dn*, *Dm* [1]

Arm syntax

VSELGT.F32 Sd, Sn, Sm VSELGT.F64 Dd, Dn, Dm

Notes

[1] not permitted in an IT block

Instruction	4T	51	5TE	6	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A		8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
VSELGT											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.371 VSQRT

Description

Floating-point square root

Thumb syntax (32-bit)

VSQRT.F32 Sd, Sn VSQRT.F64 Dd, Dn

Arm syntax

VSQRT.F32 Sd, Sn VSQRT.F64 Dd, Dn

Instruction	47	5T	5TE	6	6J	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
VSQRT											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.372 VSTR

Description

Floating-point store

Thumb syntax (32-bit)

VSTR.32 Sn, [Rn, #-1020...1020] [1] VSTR.64 Dn, [Rn, #-1020...1020] [1]

Notes

[1] $Rn \neq PC$; offset a multiple of 4

Availability

	Instruction	4T	5 T	5TE	6	၅	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
\	/STR											•	•	•	•	•	•	•	•	•			•	•	•	•

• Thumb mode only

7.1.373 VSUB

Description

Floating-point subtract

Thumb syntax (32-bit)

VSUB.F32 *Sd*, *Sn*, *Sm* **VSUB.F64** *Dd*, *Dn*, *Dm*

Arm syntax

VSUB.F32 *Sd*, *Sn*, *Sm* **VSUB.F64** *Dd*, *Dn*, *Dm*

Instruction	47	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
VSUB											•	•	•	•	•	•	•	•	•			•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.374 WFE

Description

Wait for event

Thumb syntax (16-bit)

WFE

Thumb syntax (32-bit)

WFE

Arm syntax

WFE

Instruction	4T	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
WFE						•	•	•	•		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.375 WFI

Description

Wait for interrupt

Thumb syntax (16-bit)

WFI

Thumb syntax (32-bit)

WFI

Arm syntax

WFI

Instruction	47	5T	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
WFI						•	•	•	•		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.1.376 YIELD

Description

Yield

Thumb syntax (16-bit)

YIELD

Thumb syntax (32-bit)

YIELD

Arm syntax

YIELD

Instruction	47	57	5TE	6	6	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
YIELD						•	•	•	•		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Thumb mode only
- Arm and Thumb modes

7.2 Instructions by architecture

Instruction	4T	5T	5TE	တ	၅	65	6KZ	6Z	6ZK	6T2	7 V E	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
															•	D	Þ				_		_	ase	ain
ADC	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
ADD	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
ADDW										•	•	•	•	•	•	•	•	•	•			•	•		•
AND	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
ASR	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
В	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
BCC	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
BCS	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
BEQ	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
BFC										•	•	•	•	•	•	•	•	•	•			•	•		•
BFI										•	•	•	•	•	•	•	•	•	•			•	•		•
BGE	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
BGT	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
BHI	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
BHS	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
BIC	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
BKPT		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
BL	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
BLE	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
BLO	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
BLS	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
BLT	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
BLX	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
BMI	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
BNE	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
BPL	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
BVC	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
BVS	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
ВХ	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
ВХЈ					•	•	•	•	•	•	•	•	•	•	•	•	•	•	•						
CBNZ										•	•	•	•	•	•	•	•	•	•			•	•	•	•
CBZ										•	•	•	•	•	•	•	•	•	•			•	•	•	•
CDP										•	•	•	•	•	•	•	•	•	•			•	•	•	•
CDP2										•	•	•	•	•	•	•	•	•	•			•	•	•	•
CLREX						•	•	•	•	•	•	•	•	•	•	•	•	•	•			•	•	•	•
CLZ		•	•							•	•	•	•	•	•	•	•	•	•			•	•		•
CMN	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
CMP	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
CPS											•	•	•	•	•	•	•	•	•						Н

Instruction	4 T	5T	5TE	တ	<u>6</u>	68	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
CPSID				•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
CPSIE				•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
CPY	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
CRC32B														•	•	•	•	•	•						
CRC32CB														•	•	•	•	•	•						
CRC32CH														•	•	•	•	•	•						
CRC32CW														•	•	•	•	•	•						
CRC32H														•	•	•	•	•	•						
CRC32W														•	•	•	•	•	•						
DBG				•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•			•	•		•
DCPS1														•	•	•	•	•	•						
DCPS2														•	•	•	•	•	•						
DCPS3														•	•	•	•	•	•						
DMB											•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
DSB											•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
EOR	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
ERET											•														
ESB																•	•	•	•						
FABSD											•	•	•	•	•	•	•	•	•			•	•	•	•
FABSS											•	•	•	•	•	•	•	•	•			•	•	•	•
FADDD											•	•	•	•	•	•	•	•	•			•	•	•	•
FADDS											•	•	•	•	•	•	•	•	•			•	•	•	•
FCMPD											•	•	•	•	•	•	•	•	•			•	•	•	•
FCMPED											•	•	•	•	•	•	•	•	•			•	•	•	•
FCMPES											•	•	•	•	•	•	•	•	•			•	•	•	•
FCMPS											•	•	•	•	•	•	•	•	•			•	•	•	•
FCVTDS											•	•	•	•	•	•	•	•	•			•	•	•	•
FCVTSD											•	•	•	•	•	•	•	•	•			•	•	•	•
FDIVD											•	•	•	•	•	•	•	•	•			•	•	•	•
FDIVS											•	•	•	•	•	•	•	•	•			•	•	•	•
FMDRR											•	•	•	•	•	•	•	•	•			•	•	•	•
FMRRD											•	•	•	•	•	•	•	•	•			•	•	•	•
FMRS											•	•	•	•	•	•	•	•	•			•	•	•	•
FMSR											•	•	•	•	•	•	•	•	•			•	•	•	•
FMSTAT											•	•	•	•	•	•	•	•	•			•	•	•	•
FMULD											•	•	•	•	•	•	•	•	•			•	•	•	•
FMULS											•	•	•	•	•	•	•	•	•			•	•	•	•
FNEGD											•	•	•	•	•	•	•	•	•			•	•	•	•
FNEGS											•	•	•	•	•	•	•	•	•			•	•	•	•
FSITOD											•	•	•	•	•	•	•	•	•			•	•	•	•
FSITOS											•	•	•	•	•	•	•	•	•			•	•	•	•

Instruction	4T	5T	5TE	6	၅	65	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
							17			10	""				>	D	D	>		_	 	_	≤	ase	ain
FSQRTD											•	•	•	•	•	•	•	•	•			•	•	•	•
FSQRTS											•	•	•	•	•	•	•	•	•			•	•	•	•
FSUBD											•	•	•	•	•	•	•	•	•			•	•	•	•
FSUBS											•	•	•	•	•	•	•	•	•			•	•	•	•
FTOSIZD											•	•	•	•	•	•	•	•	•			•	•	•	•
FTOSIZS											•	•	•	•	•	•	•	•	•			•	•	•	•
FTOUIZD											•	•	•	•	•	•	•	•	•			•	•	•	•
FTOUIZS											•	•	•	•	•	•	•	•	•			•	•	•	•
FUITOD											•	•	•	•	•	•	•	•	•			•	•	•	•
FUITOS											•	•	•	•	•	•	•	•	•			•	•	•	•
HLT														•	•	•	•	•	•						
HVC											•			•	•	•	•	•	•						
ISB											•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
IT										•	•	•	•	•	•	•	•	•	•			•	•	•	•
ITE										•	•	•	•	•	•	•	•	•	•			•	•	•	•
ITEE										•	•	•	•	•	•	•	•	•	•			•	•	•	•
ITEEE										•	•	•	•	•	•	•	•	•	•			•	•	•	•
ITEET										•	•	•	•	•	•	•	•	•	•			•	•	•	•
ITET										•	•	•	•	•	•	•	•	•	•			•	•	•	•
ITETE										•	•	•	•	•	•	•	•	•	•			•	•	•	•
ITETT										•	•	•	•	•	•	•	•	•	•			•	•	•	•
ITT										•	•	•	•	•	•	•	•	•	•			•	•	•	•
ITTE										•	•	•	•	•	•	•	•	•	•			•	•	•	•
ITTEE										•	•	•	•	•	•	•	•	•	•			•	•	•	•
ITTET										•	•	•	•	•	•	•	•	•	•			•	•	•	•
ITTT										•	•	•	•	•	•	•	•	•	•			•	•	•	•
ITTTE										•	•	•	•	•	•	•	•	•	•			•	•	•	•
ITTTT										•	•	•	•	•	•	•	•	•	•			•	•	•	•
LDA														•	•	•	•	•	•					•	•
LDAB														•	•	•	•	•	•					•	•
LDAEX														•	•	•	•	•	•					•	•
LDAEXB														•	•	•	•	•	•					•	•
LDAEXD														•	•	•	•	•	•						
LDAEXH														•	•	•	•	•	•					•	•
LDAH														•	•	•	•	•	•					•	•
LDM	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
LDMDA	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
LDMDB	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•			•	•		•
LDMEA	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•			•	•		•
LDMED	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
LDMFA	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

Instruction	4 T	5T	5TE	တ	ဥ	6 K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
														·	Ь	D	Þ	В			_		_	ase	ain
LDMFD	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
LDMIA	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
LDMIB	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
LDR	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
LDRB	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
LDRBT	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•			•	•		•
LDRD			•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•			•	•		•
LDREX				•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•			•	•	•	•
LDREXB				•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•			•	•	•	•
LDREXD											•	•	•	•	•	•	•	•	•						
LDREXH				•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•			•	•	•	•
LDRH	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
LDRHT										•	•	•	•	•	•	•	•	•	•			•	•		•
LDRSB	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
LDRSBT										•	•	•	•	•	•	•	•	•	•			•	•		•
LDRSH	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
LDRSHT										•	•	•	•	•	•	•	•	•	•			•	•		•
LDRT	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•			•	•		•
LSL	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
LSR	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
MCR	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•			•	•		•
MCR2		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•			•	•		•
MCRR	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•			•	•		•
MCRR2										•	•	•	•	•	•	•	•	•	•			•	•		•
MLA	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•			•	•		•
MLS										•	•	•	•	•	•	•	•	•	•			•	•		•
MOV	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
MOVS	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
MOVT										•	•	•	•	•	•	•	•	•	•			•	•	•	•
MOVW										•	•	•	•	•	•	•	•	•	•			•	•	•	•
MRC	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•			•	•		•
MRC2		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•			•	•		•
MRRC	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•			•	•		•
MRRC2										•	•	•	•	•	•	•	•	•	•			•	•		•
MRS	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•			•	•	•	
MSR	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•			•	•	•	•
MUL	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
MVN	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
NEG	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
NOP	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•		•	•	•	
ORN	Ť		-	-	-	-	-	<u> </u>	_	•		•			•						F		•	<u> </u>	

Instruction	4T	5T	5TE	စ	ဉ	6 5	6KZ	6Z	6ZK	6T:	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
			Ш				7		^	2	Ш	~			>	>	Þ	>	~	_	3	_	3	ase	lain
ORR	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
PKHBT											•	•	•	•	•	•	•	•	•				•		
PKHTB											•	•	•	•	•	•	•	•	•				•		
PLD										•	•	•	•	•	•	•	•	•	•			•	•		•
PLDW										•	•	•	•	•	•	•	•	•	•			•	•		
PLI										•	•	•	•	•	•	•	•	•	•			•	•		•
POP	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
PUSH	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
QADD			•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•				•		
QADD16										•	•	•	•	•	•	•	•	•	•				•		
QADD8										•	•	•	•	•	•	•	•	•	•				•		
QASX										•	•	•	•	•	•	•	•	•	•				•		
QDADD			•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•				•		
QDSUB			•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•				•		
QSAX										•	•	•	•	•	•	•	•	•	•				•		
QSUB			•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•				•		
QSUB16										•	•	•	•	•	•	•	•	•	•				•		
QSUB8										•	•	•	•	•	•	•	•	•	•				•		
RBIT										•	•	•	•	•	•	•	•	•	•			•	•		•
REV				•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
REV16				•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
REVSH				•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
RFE				•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•						
RFEDA				•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•						
RFEDB				•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•						
RFEIA				•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•						
RFEIB				•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•						
ROR	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
RRX	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•			•	•		•
RSB	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
RSC	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•						П
SADD16										•	•	•	•	•	•	•	•	•	•				•		П
SADD8										•	•	•	•	•	•	•	•	•	•				•		
SASX										•	•	•	•	•	•	•	•	•	•				•		
SBC	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
SBFX										•	•	•	•	•	•	•	•	•	•			•	•		•
SDIV											•	•		•	•	•	•	•	•			•	•	•	•
SEL										•	•	•	•	•	•	•	•	•	•				•	•	•
SETEND				•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
SETPAN															•	•	•	•	•					•	•
SEV						•	•	•	•		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

																								∞	~
Instruction	4	5T	5T	တ	၅	6 X	6KZ	6Z	6ZK	6T	7 V E	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
	'		Ш				7			N	Ш	J	D		Þ	Þ	Þ	Þ	20	2	Š	S	Š	ase	lain
SEVL														•	•	•	•	•	•						
SHADD16										•	•	•	•	•	•	•	•	•	•				•		
SHADD8										•	•	•	•	•	•	•	•	•	•				•		
SHASX										•	•	•	•	•	•	•	•	•	•				•		
SHSAX										•	•	•	•	•	•	•	•	•	•				•		
SHSUB16										•	•	•	•	•	•	•	•	•	•				•		
SHSUB8										•	•	•	•	•	•	•	•	•	•				•		
SMLABB										•	•	•	•	•	•	•	•	•	•				•		
SMLABT										•	•	•	•	•	•	•	•	•	•				•		
SMLAD										•	•	•	•	•	•	•	•	•	•				•		
SMLADX										•	•	•	•	•	•	•	•	•	•				•		
SMLAL	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•			•	•		•
SMLALBB										•	•	•	•	•	•	•	•	•	•				•		
SMLALBT										•	•	•	•	•	•	•	•	•	•				•		
SMLALD										•	•	•	•	•	•	•	•	•	•				•		
SMLALDX										•	•	•	•	•	•	•	•	•	•				•		
SMLALTB										•	•	•	•	•	•	•	•	•	•				•		
SMLALTT										•	•	•	•	•	•	•	•	•	•				•		
SMLATB										•	•	•	•	•	•	•	•	•	•				•		
SMLATT										•	•	•	•	•	•	•	•	•	•				•		
SMLAWB										•	•	•	•	•	•	•	•	•	•				•		
SMLAWT										•	•	•	•	•	•	•	•	•	•				•		
SMLSD										•	•	•	•	•	•	•	•	•	•				•		
SMLSDX										•	•	•	•	•	•	•	•	•	•				•		
SMLSLD										•	•	•	•	•	•	•	•	•	•				•		
SMLSLDX										•	•	•	•	•	•	•	•	•	•				•		
SMMLA										•	•	•	•	•	•	•	•	•	•				•		
SMMLAR										•	•	•	•	•	•	•	•	•	•				•		
SMMLS										•	•	•	•	•	•	•	•	•	•				•		
SMMLSR										•	•	•	•	•	•	•	•	•	•				•		
SMMUL										•	•	•	•	•	•	•	•	•	•				•		
SMMULR										•	•	•	•	•	•	•	•	•	•				•		
SMUAD										•	•	•	•	•	•	•	•	•	•				•		
SMUADX										•	•	•	•	•	•	•	•	•	•				•		
SMULBB			•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•				•		
SMULBT			•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•				•		
SMULL	•	•	•							•	•	•	•	•	•	•	•	•	•			•	•		•
SMULTB			•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•				•		
SMULTT			•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•				•		
SMULWB			•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•				•		
SMULWT			•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•				•		

															_	~	~	_						8-	8-
Instruction	4	5T	5TE	တ	ච	웃	6KZ	6Z	AZ9	6T2	7 / E	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
SMUSD										•	•	•	•	•	•	•	•	•	•				•		
SMUSDX										•	•	•	•	•	•	•	•	•	•				•		
SRS				•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•						
SRSDA				•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•						
SRSDB				•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•						
SRSIA				•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•						
SRSIB				•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•						
SSAT										•	•	•	•	•	•	•	•	•	•			•	•		•
SSAT16										•	•	•	•	•	•	•	•	•	•				•		
SSAX										•	•	•	•	•	•	•	•	•	•				•		
SSUB16										•	•	•	•	•	•	•	•	•	•				•		
SSUB8										•	•	•	•	•	•	•	•	•	•				•		
STL														•	•	•	•	•	•					•	•
STLB														•	•	•	•	•	•					•	•
STLH														•	•	•	•	•	•					•	•
STM	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
STMDA	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
STMDB	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
STMEA	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
STMED	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
STMFA	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
STMFD	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
STMIA	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
STMIB	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
STR	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
STRB	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
STRBT	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•			•	•		•
STRD			•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•			•	•		•
STREX										•	•	•	•	•	•	•	•	•	•			•	•	•	•
STREXB										•	•	•	•	•	•	•	•	•	•			•	•	•	•
STREXD										•	•	•	•	•	•	•	•	•	•						
STREXH										•	•	•	•	•	•	•	•	•	•			•	•	•	•
STRH	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
STRHT										•	•	•	•	•	•	•	•	•	•			•	•		•
STRT	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•			•	•		•
SUB	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
SUBW										•	•	•	•	•	•	•	•	•	•			•	•		•
SVC	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•		•	•	•	•	•
SXTAB										•	•	•	•	•	•	•	•	•	•				•		
SXTAB16										•	•	•	•	•	•	•	•	•	•				•		
SXTAH										•	•	•	•	•	•	•	•	•	•				•		

			(5						_					_	œ	∞	œ	œ			6		7	8-N	8-N
Instruction	4T	5T	5TE	တ	ච	65	6KZ	6Z	6ZK	6T2	¥	7-R	7-A	8-A	8.1-A	8.2-A	.3-A	.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
SXTB				•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
SXTB16										•	•	•	•	•	•	•	•	•	•				•		
SXTH				•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
ТВВ										•	•	•	•	•	•	•	•	•	•			•	•		•
ТВН										•	•	•	•	•	•	•	•	•	•			•	•		•
TEQ	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•			•	•		•
TST	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
TT																								•	•
TTA																								•	•
TTAT																								•	•
TTT																								•	•
UADD16										•	•	•	•	•	•	•	•	•	•				•		
UADD8										•	•	•	•	•	•	•	•	•	•				•		
UASX										•	•	•	•	•	•	•	•	•	•				•		
UBFX										•	•	•	•	•	•	•	•	•	•			•	•		•
UDF	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
UDIV											•	•		•	•	•	•	•	•			•	•	•	•
UEXT16				•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
UEXT8				•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
UHADD16										•	•	•	•	•	•	•	•	•	•				•		
UHADD8										•	•	•	•	•	•	•	•	•	•				•		
UHASX										•	•	•	•	•	•	•	•	•	•				•		
UHSAX										•	•	•	•	•	•	•	•	•	•				•		
UHSUB16										•	•	•	•	•	•	•	•	•	•				•		
UHSUB8										•	•	•	•	•	•	•	•	•	•				•		
UMAAL										•	•	•	•	•	•	•	•	•	•				•		
UMLAL	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•			•	•		•
UMULL	•	•	•							•	•	•	•	•	•	•	•	•	•			•	•		•
UQADD16										•	•	•	•	•	•	•	•	•	•				•		
UQADD8										•	•	•	•	•	•	•	•	•	•				•		
UQASX										•	•	•	•	•	•	•	•	•	•				•		
UQSAX										•	•	•	•	•	•	•	•	•	•				•		
UQSUB16										•	•	•	•	•	•	•	•	•	•				•		
UQSUB8										•	•	•	•	•	•	•	•	•	•				•		
USAD8										•	•	•	•	•	•	•	•	•	•				•		
USADA8										•	•	•	•	•	•	•	•	•	•				•		
USAT										•	•	•	•	•	•	•	•	•	•			•	•		•
USAT16										•	•	•	•	•	•	•	•	•	•				•		
USAX										•	•	•	•	•	•	•	•	•	•				•		
USUB16										•	•	•	•	•	•	•	•	•	•				•		
USUB8										•	•	•	•	•	•	•	•	•	•				•		

Instruction	4T	5T	5TE	6	ဉ	6 ×	6K	6Z	6ZK	6T;	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
	-		m				7		^	2	m	~			>	>	>	>	~	_	S	_	S	ase	lain
UXTAB										•	•	•	•	•	•	•	•	•	•				•		
UXTAB16										•	•	•	•	•	•	•	•	•	•				•		
UXTAH										•	•	•	•	•	•	•	•	•	•				•		
UXTB				•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
UXTB16										•	•	•	•	•	•	•	•	•	•				•		
UXTH				•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
VABS											•	•	•	•	•	•	•	•	•			•	•	•	•
VADD											•	•	•	•	•	•	•	•	•			•	•	•	•
VCMP											•	•	•	•	•	•	•	•	•			•	•	•	•
VCMPE											•	•	•	•	•	•	•	•	•			•	•	•	•
VCVT											•	•	•	•	•	•	•	•	•			•	•	•	•
VCVTA											•	•	•	•	•	•	•	•	•			•	•	•	•
VCVTB											•	•	•	•	•	•	•	•	•			•	•	•	•
VCVTM											•	•	•	•	•	•	•	•	•			•	•	•	•
VCVTN											•	•	•	•	•	•	•	•	•			•	•	•	•
VCVTP											•	•	•	•	•	•	•	•	•			•	•	•	•
VCVTR											•	•	•	•	•	•	•	•	•			•	•	•	•
VCVTT											•	•	•	•	•	•	•	•	•			•	•	•	•
VDIV											•	•	•	•	•	•	•	•	•			•	•	•	•
VFMA											•	•	•	•	•	•	•	•	•			•	•	•	•
VFMS											•	•	•	•	•	•	•	•	•			•	•	•	•
VFNMA											•	•	•	•	•	•	•	•	•			•	•	•	•
VFNMS											•	•	•	•	•	•	•	•	•			•	•	•	•
VLDR											•	•	•	•	•	•	•	•	•			•	•	•	•
VMAXNM											•	•	•	•	•	•	•	•	•			•	•	•	•
VMINNM											•	•	•	•	•	•	•	•	•			•	•	•	•
VMLA											•	•	•	•	•	•	•	•	•			•	•	•	•
VMLS											•	•	•	•	•	•	•	•	•			•	•	•	•
VMOV											•	•	•	•	•	•	•	•	•			•	•	•	•
VMUL											•	•	•	•	•	•	•	•	•			•	•	•	•
VNEG											•	•	•	•	•	•	•	•	•			•	•	•	•
VNMLA											•	•	•	•	•	•	•	•	•			•	•	•	•
VNMLS											•	•	•	•	•	•	•	•	•			•	•	•	•
VNMUL											•	•	•	•	•	•	•	•	•			•	•	•	•
VRINTA											•	•	•	•	•	•	•	•	•			•	•	•	•
VRINTM											•	•	•	•	•	•	•	•	•			•	•	•	•
VRINTN											•	•	•	•	•	•	•	•	•			•	•	•	•
VRINTP											•	•	•	•	•	•	•	•	•			•	•	•	•
VRINTR											•	•	•	•	•	•	•	•	•			•	•	•	•
VRINTX											•	•	•	•	•	•	•	•	•			•	•	•	•
VRINTZ											•	•	•	•	•	•	•	•	•			•	•	•	•

Instruction	4 T	5T	5TE	6	<u>6</u>	6K	6KZ	6Z	6ZK	6T2	7VE	7-R	7-A	8-A	8.1-A	8.2-A	8.3-A	8.4-A	8-R	6-M	6S-M	7-M	7E-M	8-M.Base	8-M.Main
VSELEQ											•	•	•	•	•	•	•	•	•			•	•	•	•
VSELGE											•	•	•	•	•	•	•	•	•			•	•	•	•
VSELGT											•	•	•	•	•	•	•	•	•			•	•	•	•
VSQRT											•	•	•	•	•	•	•	•	•			•	•	•	•
VSTR											•	•	•	•	•	•	•	•	•			•	•	•	•
VSUB											•	•	•	•	•	•	•	•	•			•	•	•	•
WFE						•	•	•	•		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
WFI						•	•	•	•		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
YIELD						•	•	•	•		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

- Arm mode onlyThumb mode only
- Arm and Thumb modes

Chapter 8

Differences between assemblers

8.1 Syntax and Encoding differences

The following sections document the differences in UAL input syntax and the binary encoding of UAL source code. This is particularly important if you expect identical instruction encodings between assemblers, especially when using the SEGGER assembler to assemble existing source code.

8.1.1 MUL and MULS

UAL allows a multiply instruction to be written as MUL Rd, Rn. When the only encoding of this UAL input is a three-operand instructions, MUL Rd, Rn must be interpreted as MUL Rd, Rn.

The following are the encodings of MUL Rd, Rn and MULS Rd, Rn where only three-operand encoding is possible. The SEGGER assembler follows Arm's encoding, whereas GNU deviates and IAR rejects correct UAL.

SEGGER	Arm	GNU	IAR
MUL Rd, Rd, Rn	MUL Rd, Rd, Rn	MUL Rd, Rn, Rd	Rejects
MULS Rd, Rd, Rn	MULS Rd, Rd, Rn	MULS Rd, Rn, Rd	Rejects

8.1.2 **MULS**

UAL allows a multiply instruction to be written as MULS Rd, Rn. The assembler can choose between two-operand form and three-operand form based on the registers Rd and Rn.

The following are the encodings of MULS R1, R2:

SEGGER	Arm	GNU	IAR
MULS.N R1, R2	Rejects	MULS.N R1, R2	MULS.N R1, R2

And MULS R1, R9:

SEGGER	Arm	GNU	IAR
MULS.W R1, R1, R9	MULS.W R1, R1, R9	MULS.W R1, R9, R1	MULS.W R1, R1, R9

Chapter 9

Indexes

9.1 Subject index

.2BYTE (GNU directive), 79	-marm, 35
ADVTE (CNIII dimorbina) 00	-mbig-endian, 36
.4BYTE (GNU directive), 80	-mlittle-endian, 37
ADC (instruction) 114	-mthumb, 38
ADC (instruction), 114	no-auto-import, 40
ADD (instruction), 115	no-keep-empty-sections, 24
ADDW (instruction), 117	no-keep-local-symbols, 26
.ALIGN (GNU directive), 86	no-list-diagnostics, 44
AND (instruction), 118	no-list-form-feed, 47
.ARM (GNU directive), 64	no-list-symbols, 51
ARM (IAR directive), 99	
.ASCII (GNU directive), 77	no-mapping-symbols, 28
.ASCIZ (GNU directive), 78	no-pad-sections, 33
ASR (instruction), 119	no-remarks, 56
auto-import (command line), 39	no-symbols, 31
auto-import (command line), 39	no-warnings, 60
B (instruction), 120	output, 29
_ 2	pad-sections, 32
	remarks, 53
BCS (instruction), 122	remarks-are-errors, 54
BEQ (instruction), 123	remarks-are-warnings, 55
BFC (instruction), 124	silent, 57
BFI (instruction), 125	symbols, 30
BGE (instruction), 126	verbose, 58
BGT (instruction), 127	via, 21
BHI (instruction), 128	· · · · · · · · · · · · · · · · · · ·
BHS (instruction), 129	warnings, 59
BIC (instruction), 130	warnings-are-errors, 60
BKPT (instruction), 131	CPS (instruction), 153
BL (instruction), 132	CPSID (instruction), 154
BLE (instruction), 133	CPSIE (instruction), 155
	cpu=name (command line), 34
	CPY (instruction), 156
BLS (instruction), 135	CRC32B (instruction), 157
BLT (instruction), 136	CRC32CB (instruction), 158
BLX (instruction), 137	CRC32CH (instruction), 159
BMI (instruction), 138	CRC32CW (instruction), 160
BNE (instruction), 139	CRC32H (instruction), 161
BPL (instruction), 140	CRC32W (instruction), 162
.BSS (GNU directive), 68	CRC52W (mstraction), 102
BVC (instruction), 141	.DATA (GNU directive), 67
BVS (instruction), 142	DBG (instruction), 163
BX (instruction), 143	DC16 (IAR directive), 103
BXJ (instruction), 144	1
.BYTE (GNU directive), 77	,,,
	DC32 (IAR directive), 105
CBNZ (instruction), 145	DC8 (IAR directive), 102
CBZ (instruction), 146	DCB (IAR directive), 102
CDP (instruction), 147	DCD (IAR directive), 105
CDP2 (instruction), 148	DCI16 (IAR directive), 106
CLREX (instruction), 149	DCI32 (IAR directive), 107
CLZ (instruction), 150	DCID (IAR directive), 107
	DCIW (IAR directive), 106
	DCPS1 (instruction), 164
CMP (instruction), 152	DCPS2 (instruction), 165
.CODE (GNU directive), 65	DCPS3 (instruction), 166
CODE (IAR directive), 100	DCW (IAR directive), 103
CODE16 (Arm directive), 93	define (command line), 41
CODE16 (IAR directive), 101	dependency-file (command line), 23
CODE32 (Arm directive), 94	DMB (instruction), 167
CODE32 (IAR directive), 99	(//
command line,	DS (IAR directive), 108
auto-import, 39	DS16 (IAR directive), 109
cpu=name, 34	DS24 (IAR directive), 110
define, 41	DS32 (IAR directive), 111
dependency-file, 23	DS8 (IAR directive), 108
include, 20	DSB (instruction), 168
input-syntax, 42	DSD (IAR directive), 111
Input-syntax, 42 keep-empty-sections, 23	DSW (IAR directive), 109
keep-local-symbols, 25	EOR (instruction), 169
list-diagnostics, 43	ERET (instruction), 170
list-file, 45	ESB (instruction), 171
list-form-feed, 46	.EXTERN (GNU directive), 71
list-html, 48	(
list-page-length, 49	FABSD (instruction), 172
list-symbols, 50	FABSS (instruction), 173
list-text, 52	FADDD (instruction), 174
mapping-symbols, 27	FADDS (instruction), 175
	• //

FCMPD (instruction), 176 FCMPED (instruction), 177 FCMPES (instruction), 178 FCMPS (instruction), 180 FCMTSD (instruction), 181 FDIVD (instruction), 182 FDIVS (instruction), 183 FDIVS (instruction), 184 FMRRD (instruction), 185 FMRS (instruction), 186 FMRS (instruction), 187 FMSTAT (instruction), 188 FMSI (instruction), 189 FMULS (instruction), 189 FMULS (instruction), 190 FNEGD (instruction), 191 FNEGS (instruction), 191 FNEGS (instruction), 192 FSITOD (instruction), 193 FSITOS (instruction), 194 FSQRTD (instruction), 196 FSUBSD (instruction), 196 FSUBSD (instruction), 197 FSUBS (instruction), 198 FTOSIZD (instruction), 199 FTOSIZD (instruction), 200 FTOUIZD (instruction), 201 FTOUIZD (instruction), 201 FTOUIZD (instruction), 203 FUITOD (instruction), 204 GLOBAL (GNU directive), 71 GLOBL (GNU directive), 71 GLOBL (GNU directive), 71 GNU syntax, 2BYTE, 79	.INST (GNU directive), 83 .INST.N (GNU directive), 84 .INST.W (GNU directive), 85 instruction,	422
·		
HVC (instruction), 206 .HWORD (GNU directive), 81	CPSIE, 155 CPY, 156 CRC32B, 157	

CRC32CB, 158 CRC32CH, 159
CRC32CW, 160 CRC32H, 161 CRC32W, 162
DBG, 163 DCPS1, 164 DCPS2, 165 DCPS3, 166
DCPS3, 166 DMB, 167 DSB, 168
DMB, 167 DSB, 168 EOR, 169 ERET, 170 ESB, 171
FABSD, 172 FABSS, 173 FADDD, 174
FADDS, 175 FCMPD, 176 FCMPED, 177
FCMPES, 178 FCMPS, 179 FCVTDS, 180
ESB, 171 FABSD, 172 FABSS, 173 FADDD, 174 FADDS, 175 FCMPD, 176 FCMPED, 177 FCMPES, 178 FCMPS, 179 FCVTDS, 180 FCVTSD, 181 FDIVD, 182 FDIVS, 183 FMDRR, 184 FMRRD, 185
FMRS 186
FMSR, 187 FMSTAT, 188 FMULD, 189 FMULS, 190 FNEGD, 191
FNEGD, 191 FNEGS, 192 FSITOD, 193 FSITOS, 194 FSQRTD, 195 FSQRTS, 196 FSQRTS, 196
FSUBS, 198
FTOSIZD, 199 FTOSIZS, 200 FTOUIZD, 201 FTOUIZS, 202 FUITOD, 203
FUITOS, 204 HLT, 205 HVC, 206
ISB, 207 IT, 208 ITE, 209
ITEE, 210 ITEEE, 211 ITEET, 212
TTEET, 212 ITET, 213 ITETE, 214 ITETT, 215 ITT, 216
ITTEE, 21/ ITTEE, 218 ITTET, 219
IIII, 220 ITTTE 221
ITTIT, 222 LDA, 223 LDAB, 224 LDAEX, 225 LDAEXB, 226 LDAEXD, 227
LDAEXB, 226 LDAEXD, 227 LDAEXH, 228 LDAH, 229
LDM, 230 LDMDA, 231
LDMDB, 232 LDMEA, 233

LDMED, 234 LDMFA, 235 LDMFD, 236 LDMIA, 237 LDMIB, 238 LDR, 239 LDRB, 240 LDRBT, 241 LDRD, 242 LDREX, 243 LDREXB, 244 LDREXD, 245 LDREXH, 246 LDRH, 247 LDRHT, 248 LDRSB, 249 LDRSBT, 259 LDRSHT, 251 LDRSHT, 252 LDRT, 253 LSL, 254 LSR, 255 MCR, 256 MCR2 257 MCR2, 257 MCRR, 258 MCRR2, 259 MLA, 260 MLS, 261 MOV, 262 MOVS, 263 MOVT, 264 MOVW, 265 MRC, 266 MRC2, 267 MRRC, 268 MRRC2, 269 MRS, 270 MSP, 271 MSR, 271 MUL, 272 MVN, 273 NEG, 274 NOP, 275 ORN, 276 ORR, 277 PKHBT, 278 PKHTB, 279 PLD, 280 PLDW, 281 PLI, 282 POP, 283 PUSH, 284 QADD, 285 QADD16, 286 QADD8, 287 QASX, 288 QDADD, 289 QDSUB, 290 QSAX, 291 QSUB, 292 QSUB16, 293 QSUB8, 294 RBIT, 295 REV, 296 REV16, 297 REVSH, 298 RFE, 299 RFEDA, 300 RFEDB, 301 RFEIA, 302 RFEIB, 303 ROR, 304 RRX, 305 RSB, 306 RSC, 307 SADD16, 308 SADD8, 309

SASX, 310
SASX, 310 SBC, 311 SBFX, 312
SDIV, 312
SEL, 314
SETEND, 315 SETPAN, 316
SEV, 317
SEVL, 318 SHADD16, 319
SHADD8, 320 SHASX, 321
SHSAX, 322
SHSUB16, 323 SHSUB8, 324
SMLABB, 325
SMLABT, 326 SMLAD, 327
SMLADX, 328
SMLALBB, 330
SMLALBT, 331 SMLALD, 332
SMLALDX, 333
SMLALTB, 334 SMLALTT, 335
SMLATB, 336
SMLATT, 337 SMLAWB, 338
SMLAWT, 339 SMLSD, 340
SMLSDX, 341
SMLSLD, 342 SMLSLDX, 343
SMMLA, 344
SMMLAR, 345 SMMLS, 346
SMMLSR, 347
SMMULR, 349
SMUAD, 350 SMUADX, 351
SMULDD, 332
SMULBT, 353 SMULL, 354
CANUTE OFF
SMULIT, 356 SMULWB, 357 SMULWT, 358
SMULWT, 358 SMUSD, 359
SMUSDX, 360 SRS, 361
SRS, 361 SRSDA, 362
SRSDA, 362 SRSDB, 363
SRSIA, 364 SRSIB, 365
SSAT, 366 SSAT16, 367
SSAX, 368
SSUB16, 369 SSUB8, 370
STL, 371
STL, 371 STLB, 372 STLH, 373
STM, 374
STMDA, 373 STMDB, 376 STMEA, 377 STMED, 378 STMFA, 379
STMEA, 377 STMED, 378
STMFA, 379 STMFD, 380
31111 D, 300
STMIA, 381 STMIB, 382 STR, 383
STRB, 384 STRBT, 385
STRBT, 385

STRD, 386 STREX, 387 STREXB, 388 STREXD, 389 STREXH, 390 STRH, 391 STRHT, 392 STRT, 393 SUB, 394 SUBW, 395 SVC, 396 SXTAB, 397 SXTAB16, 398 SXTAH, 399 SXTB, 400 SXTB16, 401 SXTD10, 40 SXTH, 402 TBB, 403 TBH, 404 TEQ, 405 TST, 406 TT, 407 TTA, 408 TTAT, 409 TTT, 410 UADD16, 411 UADD8, 412 UASX, 413 UBFX, 414 UDF, 415 UDIV, 416 UEXT16, 417 UEXT8, 418 UHADD16, 419 UHADD8, 420 UHASX, 421 UHSAX, 422 UHSUB16, 423 UHSUB8, 424 UMAAL, 425 UMLAL, 426 UMULL, 427 UQADD16, 428 UQADD8, 429 UQASX, 430 UQSAX, 431 UQSUB16, 432 UQSUB8, 433 USAD8, 434 USADA8, 435 USAT, 436 USAT16, 437 USAX, 438 USUB16, 439 USUB8, 440 UXTAB, 441 UXTAB16, 442 UXTAH, 443 UXTB, 444 UXTB16, 445 UXTH, 446 VABS, 447 VADD, 448 VCMP, 449 VCMPE, 450 VCVT, 451 VCVTA, 452 VCVTB, 453 VCVTM, 454 VCVTN, 455 VCVTP, 456 VCVTR, 457 VCVTT, 458 VDIV, 459 VFMA, 460 VFMS, 461

VFNMA, 462	
VEINMA. 40/	LDRSB (instruction), 249
VFNMS, 463	LDRSBT (instruction), 250
	LDRSH (instruction), 251
VLDR, 464	
VMAXNM, 465	LDRSHT (instruction), 252
VMINNM, 466	LDRT (instruction), 253
VMLA, 467	.LIST (GNU directive), 88
VMLS, 468	list-diagnostics (command line), 43
VMOV, 469	list-file (command line), 45
VMUL, 470	list-form-feed (command line), 46
VNEG. 471	list-html (command line), 48
VNMLA, 472	list-page-length (command line), 49
VNMLS, 473	list-symbols (command line), 50
VNMUL, 474	list-text (command line), 52
•	.LOCAL (GNU directive), 72
•	
VRINTM, 476	.LONG (GNU directive), 82
VRINTN, 477	LSL (instruction), 254
VRINTP, 478	LSR (instruction), 255
VRINTR, 479	
VRINTX, 480	mapping-symbols (command line), 27
VRINTZ, 481	-marm (command line), 35
VSELEQ, 482	-mbig-endian (command line), 36
VSELGE, 483	MCR (instruction), 256
VSELGT, 484	MCR2 (instruction), 257
VSQRT, 485	MCRR (instruction), 258
VSTR, 486	MCRR2 (instruction), 259
•	MLA (instruction), 260
VSUB, 487	-mlittle-endian (command line), 37
WFE, 488	, , , , , , , , , , , , , , , , , , , ,
WFI, 489	MLS (instruction), 261
YIELD, 490	MOV (instruction), 262
.INT (GNU directive), 82	MOVS (instruction), 263
.INTERNAL (GNU directive), 76	MOVT (instruction), 264
ISB (instruction), 207	MOVW (instruction), 265
IT (instruction), 208	MRC (instruction), 266
ITE (instruction), 209	MRC2 (instruction), 267
ITEE (instruction), 210	MRRC (instruction), 268
ITEEE (instruction), 211	MRRC2 (instruction), 269
ITEET (instruction), 212	MRS (instruction), 270
	MSR (instruction), 271
ITET (instruction), 213	-mthumb (command line), 38
ITETE (instruction), 214	·
ITETT (instruction), 215	MUL (instruction), 272
ITT (instruction), 216	MVN (instruction), 273
ITTE (instruction), 217	NEC (instruction) 274
ITTEE (instruction), 218	NEG (instruction), 274
ITTET (instruction), 219	no-auto-import (command line), 40
	no-keep-empty-sections (command line), 24
IIII (Instruction), 220	
ITTT (instruction), 220 ITTTE (instruction), 221	no-keep-local-symbols (command line), 26
ITTTE (instruction), 221	
	no-keep-local-symbols (command line), 26
ITTTE (instruction), 221 ITTTT (instruction), 222	no-keep-local-symbols (command line), 26 no-list-diagnostics (command line), 44 no-list-form-feed (command line), 47
ITTTE (instruction), 221 ITTTT (instruction), 222keep-empty-sections (command line), 23	no-keep-local-symbols (command line), 26 no-list-diagnostics (command line), 44 no-list-form-feed (command line), 47 no-list-symbols (command line), 51
ITTTE (instruction), 221 ITTTT (instruction), 222	no-keep-local-symbols (command line), 26 no-list-diagnostics (command line), 44 no-list-form-feed (command line), 47 no-list-symbols (command line), 51 no-mapping-symbols (command line), 28
ITTTE (instruction), 221 ITTTT (instruction), 222keep-empty-sections (command line), 23keep-local-symbols (command line), 25	no-keep-local-symbols (command line), 26no-list-diagnostics (command line), 44no-list-form-feed (command line), 47no-list-symbols (command line), 51no-mapping-symbols (command line), 28no-pad-sections (command line), 33
ITTTE (instruction), 221 ITTTT (instruction), 222 keep-empty-sections (command line), 23keep-local-symbols (command line), 25 LDA (instruction), 223	no-keep-local-symbols (command line), 26no-list-diagnostics (command line), 44no-list-form-feed (command line), 47no-list-symbols (command line), 51no-mapping-symbols (command line), 28no-pad-sections (command line), 33no-remarks (command line), 56
ITTTE (instruction), 221 ITTTT (instruction), 222 keep-empty-sections (command line), 23keep-local-symbols (command line), 25 LDA (instruction), 223 LDAB (instruction), 224	no-keep-local-symbols (command line), 26no-list-diagnostics (command line), 44no-list-form-feed (command line), 47no-list-symbols (command line), 51no-mapping-symbols (command line), 28no-pad-sections (command line), 33no-remarks (command line), 56no-symbols (command line), 31
ITTTE (instruction), 221 ITTTT (instruction), 222 keep-empty-sections (command line), 23keep-local-symbols (command line), 25 LDA (instruction), 223 LDAB (instruction), 224 LDAEX (instruction), 225	no-keep-local-symbols (command line), 26no-list-diagnostics (command line), 44no-list-form-feed (command line), 47no-list-symbols (command line), 51no-mapping-symbols (command line), 28no-pad-sections (command line), 33no-remarks (command line), 56no-symbols (command line), 31no-warnings (command line), 60
ITTTE (instruction), 221 ITTTT (instruction), 222 keep-empty-sections (command line), 23keep-local-symbols (command line), 25 LDA (instruction), 223 LDAB (instruction), 224 LDAEX (instruction), 225 LDAEXB (instruction), 226	no-keep-local-symbols (command line), 26no-list-diagnostics (command line), 44no-list-form-feed (command line), 47no-list-symbols (command line), 51no-mapping-symbols (command line), 28no-pad-sections (command line), 33no-remarks (command line), 56no-symbols (command line), 31no-warnings (command line), 60 .NOLIST (GNU directive), 89
ITTTE (instruction), 221 ITTTT (instruction), 222 keep-empty-sections (command line), 23keep-local-symbols (command line), 25 LDA (instruction), 223 LDAB (instruction), 224 LDAEX (instruction), 225 LDAEXB (instruction), 226 LDAEXD (instruction), 227	no-keep-local-symbols (command line), 26no-list-diagnostics (command line), 44no-list-form-feed (command line), 47no-list-symbols (command line), 51no-mapping-symbols (command line), 28no-pad-sections (command line), 33no-remarks (command line), 56no-symbols (command line), 31no-warnings (command line), 60
ITTTE (instruction), 221 ITTTT (instruction), 222 keep-empty-sections (command line), 23keep-local-symbols (command line), 25 LDA (instruction), 223 LDAB (instruction), 224 LDAEX (instruction), 225 LDAEXB (instruction), 226 LDAEXD (instruction), 227 LDAEXH (instruction), 228	no-keep-local-symbols (command line), 26no-list-diagnostics (command line), 44no-list-form-feed (command line), 47no-list-symbols (command line), 51no-mapping-symbols (command line), 28no-pad-sections (command line), 33no-remarks (command line), 56no-symbols (command line), 31no-warnings (command line), 60 .NOLIST (GNU directive), 89 NOP (instruction), 275
ITTTE (instruction), 221 ITTTT (instruction), 222 keep-empty-sections (command line), 23keep-local-symbols (command line), 25 LDA (instruction), 223 LDAB (instruction), 224 LDAEX (instruction), 225 LDAEXB (instruction), 226 LDAEXD (instruction), 227 LDAEXH (instruction), 228 LDAH (instruction), 229	no-keep-local-symbols (command line), 26no-list-diagnostics (command line), 44no-list-form-feed (command line), 47no-list-symbols (command line), 51no-mapping-symbols (command line), 28no-pad-sections (command line), 33no-remarks (command line), 56no-symbols (command line), 31no-warnings (command line), 60 .NOLIST (GNU directive), 89 NOP (instruction), 275 ORN (instruction), 276
ITTTE (instruction), 221 ITTTT (instruction), 222 keep-empty-sections (command line), 23keep-local-symbols (command line), 25 LDA (instruction), 223 LDAB (instruction), 224 LDAEX (instruction), 225 LDAEXB (instruction), 226 LDAEXD (instruction), 227 LDAEXH (instruction), 228	no-keep-local-symbols (command line), 26no-list-diagnostics (command line), 44no-list-form-feed (command line), 47no-list-symbols (command line), 51no-mapping-symbols (command line), 28no-pad-sections (command line), 33no-remarks (command line), 56no-symbols (command line), 31no-warnings (command line), 60 .NOLIST (GNU directive), 89 NOP (instruction), 275 ORN (instruction), 276 ORR (instruction), 277
ITTTE (instruction), 221 ITTTT (instruction), 222 keep-empty-sections (command line), 23keep-local-symbols (command line), 25 LDA (instruction), 223 LDAB (instruction), 224 LDAEX (instruction), 225 LDAEXB (instruction), 226 LDAEXD (instruction), 227 LDAEXH (instruction), 228 LDAH (instruction), 229	no-keep-local-symbols (command line), 26no-list-diagnostics (command line), 44no-list-form-feed (command line), 47no-list-symbols (command line), 51no-mapping-symbols (command line), 28no-pad-sections (command line), 33no-remarks (command line), 56no-symbols (command line), 31no-warnings (command line), 60 .NOLIST (GNU directive), 89 NOP (instruction), 275 ORN (instruction), 276
ITTTE (instruction), 221 ITTTT (instruction), 222 keep-empty-sections (command line), 23keep-local-symbols (command line), 25 LDA (instruction), 223 LDAB (instruction), 224 LDAEX (instruction), 225 LDAEXB (instruction), 226 LDAEXD (instruction), 227 LDAEXH (instruction), 228 LDAH (instruction), 229 LDM (instruction), 230	no-keep-local-symbols (command line), 26no-list-diagnostics (command line), 44no-list-form-feed (command line), 47no-list-symbols (command line), 51no-mapping-symbols (command line), 28no-pad-sections (command line), 33no-remarks (command line), 56no-symbols (command line), 31no-warnings (command line), 60 .NOLIST (GNU directive), 89 NOP (instruction), 275 ORN (instruction), 276 ORR (instruction), 277output (command line), 29
ITTTE (instruction), 221 ITTTT (instruction), 222 keep-empty-sections (command line), 23keep-local-symbols (command line), 25 LDA (instruction), 223 LDAB (instruction), 224 LDAEX (instruction), 225 LDAEXB (instruction), 226 LDAEXD (instruction), 227 LDAEXH (instruction), 228 LDAH (instruction), 229 LDM (instruction), 230 LDMDA (instruction), 231 LDMDB (instruction), 232	no-keep-local-symbols (command line), 26no-list-diagnostics (command line), 44no-list-form-feed (command line), 47no-list-symbols (command line), 51no-mapping-symbols (command line), 28no-pad-sections (command line), 33no-remarks (command line), 56no-symbols (command line), 31no-warnings (command line), 60 .NOLIST (GNU directive), 89 NOP (instruction), 275 ORN (instruction), 276 ORR (instruction), 277output (command line), 29 .P2ALIGN (GNU directive), 87
ITTTE (instruction), 221 ITTTT (instruction), 222 keep-empty-sections (command line), 23keep-local-symbols (command line), 25 LDA (instruction), 223 LDAB (instruction), 224 LDAEX (instruction), 225 LDAEXB (instruction), 226 LDAEXD (instruction), 227 LDAEXH (instruction), 228 LDAH (instruction), 229 LDM (instruction), 230 LDMDA (instruction), 231 LDMDB (instruction), 232 LDMEA (instruction), 233	no-keep-local-symbols (command line), 26no-list-diagnostics (command line), 44no-list-form-feed (command line), 47no-list-symbols (command line), 51no-mapping-symbols (command line), 28no-pad-sections (command line), 33no-remarks (command line), 56no-symbols (command line), 31no-warnings (command line), 60 .NOLIST (GNU directive), 89 NOP (instruction), 275 ORN (instruction), 276 ORR (instruction), 277output (command line), 29 .P2ALIGN (GNU directive), 87 .P2ALIGNL (GNU directive), 87
ITTTE (instruction), 221 ITTTT (instruction), 222 keep-empty-sections (command line), 23keep-local-symbols (command line), 25 LDA (instruction), 223 LDAB (instruction), 224 LDAEX (instruction), 225 LDAEXB (instruction), 226 LDAEXD (instruction), 227 LDAEXH (instruction), 228 LDAH (instruction), 229 LDM (instruction), 230 LDMDA (instruction), 231 LDMDB (instruction), 232 LDMEA (instruction), 233 LDMED (instruction), 234	no-keep-local-symbols (command line), 26no-list-diagnostics (command line), 44no-list-form-feed (command line), 47no-list-symbols (command line), 51no-mapping-symbols (command line), 28no-pad-sections (command line), 33no-remarks (command line), 56no-symbols (command line), 31no-warnings (command line), 60 .NOLIST (GNU directive), 89 NOP (instruction), 275 ORN (instruction), 276 ORR (instruction), 277output (command line), 29 .P2ALIGN (GNU directive), 87
ITTTE (instruction), 221 ITTTT (instruction), 222 keep-empty-sections (command line), 23keep-local-symbols (command line), 25 LDA (instruction), 223 LDAB (instruction), 224 LDAEX (instruction), 225 LDAEXB (instruction), 226 LDAEXB (instruction), 227 LDAEXH (instruction), 227 LDAEXH (instruction), 228 LDAH (instruction), 229 LDM (instruction), 230 LDMDA (instruction), 231 LDMDB (instruction), 232 LDMEA (instruction), 233 LDMED (instruction), 234 LDMFA (instruction), 235	no-keep-local-symbols (command line), 26no-list-diagnostics (command line), 44no-list-form-feed (command line), 47no-list-symbols (command line), 51no-mapping-symbols (command line), 28no-pad-sections (command line), 33no-remarks (command line), 56no-symbols (command line), 31no-warnings (command line), 60 .NOLIST (GNU directive), 89 NOP (instruction), 275 ORN (instruction), 276 ORR (instruction), 277output (command line), 29 .P2ALIGN (GNU directive), 87 .P2ALIGNU (GNU directive), 87pad-sections (command line), 32
ITTTE (instruction), 221 ITTTT (instruction), 222 keep-empty-sections (command line), 23keep-local-symbols (command line), 25 LDA (instruction), 223 LDAB (instruction), 224 LDAEX (instruction), 225 LDAEXB (instruction), 226 LDAEXD (instruction), 227 LDAEXH (instruction), 228 LDAH (instruction), 229 LDM (instruction), 230 LDMDA (instruction), 231 LDMDB (instruction), 232 LDMEA (instruction), 233 LDMED (instruction), 234 LDMFA (instruction), 235 LDMFD (instruction), 235 LDMFD (instruction), 236	no-keep-local-symbols (command line), 26no-list-diagnostics (command line), 44no-list-form-feed (command line), 47no-list-symbols (command line), 51no-mapping-symbols (command line), 28no-pad-sections (command line), 33no-remarks (command line), 56no-symbols (command line), 31no-warnings (command line), 60 .NOLIST (GNU directive), 89 NOP (instruction), 275 ORN (instruction), 276 ORR (instruction), 277output (command line), 29 .P2ALIGN (GNU directive), 87 .P2ALIGNL (GNU directive), 87 .P2ALIGNW (GNU directive), 87
ITTTE (instruction), 221 ITTTT (instruction), 222 keep-empty-sections (command line), 23keep-local-symbols (command line), 25 LDA (instruction), 223 LDAB (instruction), 224 LDAEX (instruction), 225 LDAEXB (instruction), 226 LDAEXD (instruction), 227 LDAEXH (instruction), 228 LDAH (instruction), 229 LDM (instruction), 230 LDMDA (instruction), 231 LDMDB (instruction), 232 LDMEA (instruction), 233 LDMED (instruction), 234 LDMFA (instruction), 235 LDMFD (instruction), 236 LDMIA (instruction), 236 LDMIA (instruction), 237	no-keep-local-symbols (command line), 26no-list-diagnostics (command line), 44no-list-form-feed (command line), 47no-list-symbols (command line), 51no-mapping-symbols (command line), 28no-pad-sections (command line), 33no-remarks (command line), 56no-symbols (command line), 51no-warnings (command line), 60 .NOLIST (GNU directive), 89 NOP (instruction), 275 ORN (instruction), 276 ORR (instruction), 277output (command line), 29 .P2ALIGN (GNU directive), 87 .P2ALIGNU (GNU directive), 87 .P2ALIGNU (GNU directive), 87pad-sections (command line), 32 PKHBT (instruction), 278
ITTTE (instruction), 221 ITTTT (instruction), 222 keep-empty-sections (command line), 23keep-local-symbols (command line), 25 LDA (instruction), 223 LDAB (instruction), 224 LDAEX (instruction), 225 LDAEXB (instruction), 226 LDAEXB (instruction), 227 LDAEXH (instruction), 228 LDAH (instruction), 229 LDM (instruction), 230 LDMDA (instruction), 231 LDMDB (instruction), 232 LDMEA (instruction), 233 LDMED (instruction), 234 LDMFA (instruction), 235 LDMFD (instruction), 236 LDMIA (instruction), 237 LDMIB (instruction), 237 LDMIB (instruction), 238	no-keep-local-symbols (command line), 26no-list-diagnostics (command line), 44no-list-form-feed (command line), 47no-list-symbols (command line), 51no-mapping-symbols (command line), 28no-pad-sections (command line), 33no-remarks (command line), 56no-symbols (command line), 56no-symbols (command line), 60 .NOLIST (GNU directive), 89 NOP (instruction), 275 ORN (instruction), 276 ORR (instruction), 277output (command line), 29 .P2ALIGN (GNU directive), 87 .P2ALIGNU (GNU directive), 87 .P2ALIGNW (GNU directive), 87pad-sections (command line), 32 PKHBT (instruction), 278 PKHTB (instruction), 279
ITTTE (instruction), 221 ITTTT (instruction), 222 keep-empty-sections (command line), 23keep-local-symbols (command line), 25 LDA (instruction), 223 LDAB (instruction), 224 LDAEX (instruction), 225 LDAEXB (instruction), 226 LDAEXD (instruction), 227 LDAEXH (instruction), 228 LDAH (instruction), 230 LDMDA (instruction), 230 LDMDA (instruction), 231 LDMDB (instruction), 232 LDMEA (instruction), 233 LDMEA (instruction), 233 LDMED (instruction), 234 LDMFA (instruction), 235 LDMFO (instruction), 236 LDMIA (instruction), 237 LDMIB (instruction), 238 LDR (instruction), 238 LDR (instruction), 239	no-keep-local-symbols (command line), 26no-list-diagnostics (command line), 44no-list-form-feed (command line), 47no-list-symbols (command line), 51no-mapping-symbols (command line), 28no-pad-sections (command line), 33no-remarks (command line), 56no-symbols (command line), 31no-warnings (command line), 60 .NOLIST (GNU directive), 89 NOP (instruction), 275 ORN (instruction), 276 ORR (instruction), 277output (command line), 29 .P2ALIGN (GNU directive), 87 .P2ALIGNU (GNU directive),
ITTTE (instruction), 221 ITTTT (instruction), 222 keep-empty-sections (command line), 23keep-local-symbols (command line), 25 LDA (instruction), 223 LDAB (instruction), 224 LDAEX (instruction), 225 LDAEXB (instruction), 226 LDAEXD (instruction), 227 LDAEXH (instruction), 228 LDAH (instruction), 230 LDMDA (instruction), 230 LDMDA (instruction), 231 LDMDB (instruction), 232 LDMEA (instruction), 233 LDMEA (instruction), 234 LDMFA (instruction), 235 LDMFA (instruction), 236 LDMIA (instruction), 237 LDMIB (instruction), 237 LDMIB (instruction), 238 LDR (instruction), 239 LDRB (instruction), 239 LDRB (instruction), 239 LDRB (instruction), 240	no-keep-local-symbols (command line), 26no-list-diagnostics (command line), 44no-list-form-feed (command line), 47no-list-symbols (command line), 51no-mapping-symbols (command line), 28no-pad-sections (command line), 33no-remarks (command line), 56no-symbols (command line), 31no-warnings (command line), 60 .NOLIST (GNU directive), 89 NOP (instruction), 275 ORN (instruction), 276 ORR (instruction), 277output (command line), 29 .P2ALIGN (GNU directive), 87 .P2ALIGNU (GNU directive), 87 .P2ALIGNU (GNU directive), 87pad-sections (command line), 32 PKHBT (instruction), 278 PKHTB (instruction), 279 PLD (instruction), 280 PLDW (instruction), 281
ITTTE (instruction), 221 ITTTT (instruction), 222 keep-empty-sections (command line), 23keep-local-symbols (command line), 25 LDA (instruction), 223 LDAB (instruction), 224 LDAEX (instruction), 225 LDAEXB (instruction), 226 LDAEXD (instruction), 227 LDAEXH (instruction), 228 LDAH (instruction), 229 LDM (instruction), 230 LDMDA (instruction), 231 LDMDB (instruction), 232 LDMEA (instruction), 232 LDMEA (instruction), 233 LDMED (instruction), 234 LDMFA (instruction), 235 LDMFD (instruction), 236 LDMIA (instruction), 237 LDMIB (instruction), 238 LDR (instruction), 239 LDRB (instruction), 240 LDRBT (instruction), 241	no-keep-local-symbols (command line), 26no-list-diagnostics (command line), 44no-list-form-feed (command line), 47no-list-symbols (command line), 51no-mapping-symbols (command line), 28no-pad-sections (command line), 33no-remarks (command line), 56no-symbols (command line), 31no-warnings (command line), 60 .NOLIST (GNU directive), 89 NOP (instruction), 275 ORN (instruction), 276 ORR (instruction), 277output (command line), 29 .P2ALIGN (GNU directive), 87 .P2ALIGNU (GNU directive), 87pad-sections (command line), 32 PKHBT (instruction), 278 PKHTB (instruction), 279 PLD (instruction), 280 PLDW (instruction), 281 PLI (instruction), 282
ITTTE (instruction), 221 ITTTT (instruction), 222 keep-empty-sections (command line), 23keep-local-symbols (command line), 25 LDA (instruction), 223 LDAB (instruction), 224 LDAEX (instruction), 225 LDAEXB (instruction), 226 LDAEXD (instruction), 227 LDAEXH (instruction), 228 LDAH (instruction), 230 LDMDA (instruction), 231 LDMDB (instruction), 231 LDMDB (instruction), 232 LDMEA (instruction), 233 LDMEA (instruction), 234 LDMFA (instruction), 235 LDMFA (instruction), 236 LDMIA (instruction), 237 LDMIB (instruction), 238 LDR (instruction), 239 LDRB (instruction), 240 LDRBT (instruction), 241 LDRD (instruction), 241 LDRD (instruction), 242	no-keep-local-symbols (command line), 26no-list-diagnostics (command line), 44no-list-form-feed (command line), 47no-list-symbols (command line), 51no-mapping-symbols (command line), 28no-pad-sections (command line), 33no-remarks (command line), 56no-symbols (command line), 31no-warnings (command line), 60 .NOLIST (GNU directive), 89 NOP (instruction), 275 ORN (instruction), 276 ORR (instruction), 277output (command line), 29 .P2ALIGN (GNU directive), 87 .P2ALIGNU (GNU directive), 87 .P2ALIGNU (GNU directive), 87pad-sections (command line), 32 PKHBT (instruction), 278 PKHTB (instruction), 279 PLD (instruction), 280 PLDW (instruction), 281 PLI (instruction), 282 POP (instruction), 283
ITTTE (instruction), 221 ITTTT (instruction), 222 keep-empty-sections (command line), 23keep-local-symbols (command line), 25 LDA (instruction), 223 LDAB (instruction), 224 LDAEX (instruction), 225 LDAEXB (instruction), 226 LDAEXD (instruction), 227 LDAEXH (instruction), 228 LDAH (instruction), 230 LDMDA (instruction), 231 LDMDB (instruction), 232 LDMEA (instruction), 232 LDMEA (instruction), 233 LDMED (instruction), 234 LDMFA (instruction), 235 LDMFA (instruction), 236 LDMIA (instruction), 237 LDMIB (instruction), 238 LDR (instruction), 239 LDR (instruction), 239 LDR (instruction), 240 LDRBT (instruction), 241 LDRD (instruction), 242 LDREX (instruction), 243	no-keep-local-symbols (command line), 26no-list-diagnostics (command line), 44no-list-form-feed (command line), 47no-list-symbols (command line), 51no-mapping-symbols (command line), 28no-pad-sections (command line), 33no-remarks (command line), 56no-symbols (command line), 31no-warnings (command line), 60 .NOLIST (GNU directive), 89 NOP (instruction), 275 ORN (instruction), 276 ORR (instruction), 277output (command line), 29 .P2ALIGN (GNU directive), 87 .P2ALIGNU (GNU directive), 87pad-sections (command line), 32 PKHBT (instruction), 278 PKHTB (instruction), 279 PLD (instruction), 280 PLDW (instruction), 281 PLI (instruction), 282 POP (instruction), 283 .PROTECTED (GNU directive), 75
ITTTE (instruction), 221 ITTTT (instruction), 222 keep-empty-sections (command line), 23keep-local-symbols (command line), 25 LDA (instruction), 223 LDAB (instruction), 224 LDAEX (instruction), 225 LDAEXB (instruction), 226 LDAEXD (instruction), 227 LDAEXH (instruction), 228 LDAH (instruction), 230 LDMDA (instruction), 231 LDMDB (instruction), 231 LDMDB (instruction), 232 LDMEA (instruction), 233 LDMEA (instruction), 234 LDMFA (instruction), 235 LDMFA (instruction), 236 LDMIA (instruction), 237 LDMIB (instruction), 238 LDR (instruction), 239 LDRB (instruction), 240 LDRBT (instruction), 241 LDRD (instruction), 241 LDRD (instruction), 242	no-keep-local-symbols (command line), 26no-list-diagnostics (command line), 44no-list-form-feed (command line), 47no-list-symbols (command line), 51no-mapping-symbols (command line), 28no-pad-sections (command line), 33no-remarks (command line), 56no-symbols (command line), 31no-warnings (command line), 60 .NOLIST (GNU directive), 89 NOP (instruction), 275 ORN (instruction), 276 ORR (instruction), 277output (command line), 29 .P2ALIGN (GNU directive), 87 .P2ALIGNU (GNU directive), 87 .P2ALIGNU (GNU directive), 87pad-sections (command line), 32 PKHBT (instruction), 278 PKHTB (instruction), 279 PLD (instruction), 280 PLDW (instruction), 281 PLI (instruction), 282 POP (instruction), 283
ITTTE (instruction), 221 ITTTT (instruction), 222 keep-empty-sections (command line), 23keep-local-symbols (command line), 25 LDA (instruction), 223 LDAB (instruction), 224 LDAEX (instruction), 225 LDAEXB (instruction), 226 LDAEXD (instruction), 227 LDAEXH (instruction), 228 LDAH (instruction), 230 LDMDA (instruction), 231 LDMDB (instruction), 232 LDMEA (instruction), 232 LDMEA (instruction), 233 LDMED (instruction), 234 LDMFA (instruction), 235 LDMFD (instruction), 236 LDMIA (instruction), 237 LDMIB (instruction), 238 LDR (instruction), 239 LDR (instruction), 239 LDR (instruction), 240 LDRBT (instruction), 241 LDRD (instruction), 242 LDREX (instruction), 243 LDREXB (instruction), 244	no-keep-local-symbols (command line), 26no-list-diagnostics (command line), 44no-list-form-feed (command line), 47no-list-symbols (command line), 51no-mapping-symbols (command line), 28no-pad-sections (command line), 33no-remarks (command line), 56no-symbols (command line), 31no-warnings (command line), 60 .NOLIST (GNU directive), 89 NOP (instruction), 275 ORN (instruction), 275 ORN (instruction), 277output (command line), 29 .P2ALIGN (GNU directive), 87 .P2ALIGNL (GNU directive), 87pad-sections (command line), 32 PKHBT (instruction), 278 PKHTB (instruction), 278 PKHTB (instruction), 280 PLDW (instruction), 281 PLI (instruction), 282 POP (instruction), 283 .PROTECTED (GNU directive), 75 PUSH (instruction), 284
ITTTE (instruction), 221 ITTTT (instruction), 222 keep-empty-sections (command line), 23keep-local-symbols (command line), 25 LDA (instruction), 223 LDAB (instruction), 224 LDAEX (instruction), 225 LDAEXB (instruction), 226 LDAEXD (instruction), 227 LDAEXH (instruction), 228 LDAH (instruction), 230 LDMDA (instruction), 231 LDMDB (instruction), 232 LDMEA (instruction), 232 LDMEA (instruction), 233 LDMED (instruction), 234 LDMFA (instruction), 235 LDMFA (instruction), 236 LDMIA (instruction), 237 LDMIB (instruction), 238 LDR (instruction), 239 LDR (instruction), 239 LDRBT (instruction), 240 LDRBT (instruction), 241 LDRD (instruction), 242 LDREX (instruction), 243 LDREXB (instruction), 244 LDREXB (instruction), 244 LDREXD (instruction), 245	no-keep-local-symbols (command line), 26no-list-diagnostics (command line), 44no-list-form-feed (command line), 47no-list-symbols (command line), 51no-mapping-symbols (command line), 28no-pad-sections (command line), 33no-remarks (command line), 56no-symbols (command line), 31no-warnings (command line), 60 .NOLIST (GNU directive), 89 NOP (instruction), 275 ORN (instruction), 275 ORN (instruction), 277output (command line), 29 .P2ALIGN (GNU directive), 87 .P2ALIGNL (GNU directive), 87pad-sections (command line), 32 PKHBT (instruction), 278 PKHTB (instruction), 278 PLDW (instruction), 280 PLDW (instruction), 281 PLI (instruction), 282 POP (instruction), 283 .PROTECTED (GNU directive), 75 PUSH (instruction), 284 QADD (instruction), 285
ITTTE (instruction), 221 ITTTT (instruction), 222 keep-empty-sections (command line), 23keep-local-symbols (command line), 25 LDA (instruction), 223 LDAB (instruction), 224 LDAEX (instruction), 225 LDAEXB (instruction), 226 LDAEXD (instruction), 227 LDAEXH (instruction), 228 LDAH (instruction), 230 LDMDA (instruction), 231 LDMDB (instruction), 232 LDMEA (instruction), 232 LDMEA (instruction), 233 LDMED (instruction), 234 LDMFA (instruction), 235 LDMFD (instruction), 236 LDMIA (instruction), 237 LDMIB (instruction), 238 LDR (instruction), 239 LDR (instruction), 240 LDRB (instruction), 241 LDRD (instruction), 242 LDREX (instruction), 243 LDREXB (instruction), 244 LDREXD (instruction), 245 LDREXH (instruction), 245 LDREXH (instruction), 246	no-keep-local-symbols (command line), 26no-list-diagnostics (command line), 44no-list-form-feed (command line), 47no-list-symbols (command line), 51no-mapping-symbols (command line), 28no-pad-sections (command line), 33no-remarks (command line), 56no-symbols (command line), 31no-warnings (command line), 60 .NOLIST (GNU directive), 89 NOP (instruction), 275 ORN (instruction), 275 ORN (instruction), 277output (command line), 29 .P2ALIGN (GNU directive), 87 .P2ALIGNL (GNU directive), 87 .P2ALIGNW (GNU directive), 87pad-sections (command line), 32 PKHBT (instruction), 278 PKHB (instruction), 278 PLD (instruction), 280 PLDW (instruction), 281 PLI (instruction), 282 POP (instruction), 283 .PROTECTED (GNU directive), 75 PUSH (instruction), 285 QADD (instruction), 285 QADD (instruction), 285 QADD (instruction), 286
ITTTE (instruction), 221 ITTTT (instruction), 222 keep-empty-sections (command line), 23keep-local-symbols (command line), 25 LDA (instruction), 223 LDAB (instruction), 224 LDAEX (instruction), 225 LDAEXB (instruction), 226 LDAEXD (instruction), 227 LDAEXH (instruction), 228 LDAH (instruction), 230 LDMDA (instruction), 231 LDMDB (instruction), 232 LDMEA (instruction), 232 LDMEA (instruction), 233 LDMED (instruction), 234 LDMFA (instruction), 235 LDMFA (instruction), 236 LDMIA (instruction), 237 LDMIB (instruction), 238 LDR (instruction), 239 LDR (instruction), 239 LDRBT (instruction), 240 LDRBT (instruction), 241 LDRD (instruction), 242 LDREX (instruction), 243 LDREXB (instruction), 244 LDREXB (instruction), 244 LDREXD (instruction), 245	no-keep-local-symbols (command line), 26no-list-diagnostics (command line), 44no-list-form-feed (command line), 47no-list-symbols (command line), 51no-mapping-symbols (command line), 28no-pad-sections (command line), 33no-remarks (command line), 56no-symbols (command line), 31no-warnings (command line), 60 .NOLIST (GNU directive), 89 NOP (instruction), 275 ORN (instruction), 275 ORN (instruction), 277output (command line), 29 .P2ALIGN (GNU directive), 87 .P2ALIGNL (GNU directive), 87pad-sections (command line), 32 PKHBT (instruction), 278 PKHTB (instruction), 278 PLDW (instruction), 280 PLDW (instruction), 281 PLI (instruction), 282 POP (instruction), 283 .PROTECTED (GNU directive), 75 PUSH (instruction), 284 QADD (instruction), 285

QASX (instruction), 288	SMULWB (instruction), 357
QDADD (instruction), 289	SMULWT (instruction), 358
QDSUB (instruction), 290	SMUSD (instruction), 359
QSAX (instruction), 291	SMUSDX (instruction), 360
QSUB (instruction), 292	SRS (instruction), 361
QSUB16 (instruction), 293	SRSDA (instruction), 362
QSUB8 (instruction), 294	SRSDB (instruction), 363
	SRSIA (instruction), 364
RBIT (instruction), 295	SRSIB (instruction), 365
remarks (command line), 53	SSAT (instruction), 366
remarks-are-errors (command line), 54	SSAT16 (instruction), 367
remarks-are-warnings (command line), 55	
	SSAX (instruction), 368
REV (instruction), 296	SSUB16 (instruction), 369
REV16 (instruction), 297	SSUB8 (instruction), 370
REVSH (instruction), 298	STL (instruction), 371
RFE (instruction), 299	STLB (instruction), 372
RFEDA (instruction), 300	
	STLH (instruction), 373
RFEDB (instruction), 301	STM (instruction), 374
RFEIA (instruction), 302	STMDA (instruction), 375
RFEIB (instruction), 303	STMDB (instruction), 376
.RODATA (GNU directive), 70	STMEA (instruction), 377
ROR (instruction), 304	STMED (instruction), 378
RRX (instruction), 305	• • • • • • • • • • • • • • • • • • • •
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	STMFA (instruction), 379
RSB (instruction), 306	STMFD (instruction), 380
RSC (instruction), 307	STMIA (instruction), 381
	STMIB (instruction), 382
SADD16 (instruction), 308	STR (instruction), 383
SADD8 (instruction), 309	STRB (instruction), 384
SASX (instruction), 310	STRBT (instruction), 385
SBC (instruction), 311	
SBFX (instruction), 312	STRD (instruction), 386
	STREX (instruction), 387
SDIV (instruction), 313	STREXB (instruction), 388
SEL (instruction), 314	STREXD (instruction), 389
SETEND (instruction), 315	STREXH (instruction), 390
SETPAN (instruction), 316	STRH (instruction), 391
SEV (instruction), 317	STRHT (instruction), 392
SEVL (instruction), 318	
SHADD16 (instruction), 319	.STRING (GNU directive), 78
	STRT (instruction), 393
	SUB (instruction), 394
SHASX (instruction), 321	SUBT (Arm directive), 97
.SHORT (GNU directive), 81	.SUBTTL (GNU directive), 91
SHSAX (instruction), 322	SUBW (instruction), 395
SHSUB16 (instruction), 323	SVC (instruction), 396
SHSUB8 (instruction), 324	
silent (command line), 57	SXTAB (instruction), 397
SMLABB (instruction), 325	SXTAB16 (instruction), 398
, , , , , , , , , , , , , , , , , , , ,	SXTAH (instruction), 399
SMLABT (instruction), 326	SXTB (instruction), 400
SMLAD (instruction), 327	SXTB16 (instruction), 401
SMLADX (instruction), 328	SXTH (instruction), 402
SMLAL (instruction), 329	symbols (command line), 30
SMLALBB (instruction), 330	Symbols (command me), So
SMLALBT (instruction), 331	TBB (instruction), 403
SMLALD (instruction), 332	, , , , , , , , , , , , , , , , , , , ,
SMLALDX (instruction), 333	TBH (instruction), 404
	TEQ (instruction), 405
SMLALTB (instruction), 334	.TEXT (GNU directive), 69
SMLALTT (instruction), 335	.THUMB (GNU directive), 66
SMLATB (instruction), 336	THUMB (IAR directive), 101
SMLATT (instruction), 337	.TITLE (GNU directive), 90
SMLAWB (instruction), 338	TST (instruction), 406
SMLAWT (instruction), 339	TT (instruction), 407
SMLSD (instruction), 340	
` ''	TTA (instruction), 408
SMLSDX (instruction), 341	TTAT (instruction), 409
SMLSLD (instruction), 342	TTL (Arm directive), 96
SMLSLDX (instruction), 343	TTT (instruction), 410
SMMLA (instruction), 344	
SMMLAR (instruction), 345	UADD16 (instruction), 411
SMMLS (instruction), 346	UADD8 (instruction), 412
SMMLSR (instruction), 347	UASX (instruction), 413
SMMUL (instruction), 348	UBFX (instruction), 414
SMMULR (instruction), 349	
SMUAD (instruction), 350	UDIV (instruction), 416
SMUADX (instruction), 351	
CMUUDD (C. L. L. N. OEC	UEXT16 (instruction), 417
SMULBB (instruction), 352	UEXT8 (instruction), 418
SMULBT (instruction), 353	UEXT8 (instruction), 418 UHADD16 (instruction), 419
	UEXT8 (instruction), 418
SMULBT (instruction), 353 SMULL (instruction), 354	UEXT8 (instruction), 418 UHADD16 (instruction), 419
SMULBT (instruction), 353 SMULL (instruction), 354	UEXT8 (instruction), 418 UHADD16 (instruction), 419 UHADD8 (instruction), 420

```
UHSUB16 (instruction), 423
UHSUB8 (instruction), 424
UMAAL (instruction), 425
UMLAL (instruction), 426
UMULL (instruction), 427
UQADD16 (instruction), 428
UQADD8 (instruction), 429
UQASX (instruction), 430
UQSAX (instruction), 431
UQSUB16 (instruction), 432
UQSUB8 (instruction), 433
USAD8 (instruction), 434
USADA8 (instruction), 435
USAT (instruction), 436
USAT16 (instruction), 437
USAX (instruction), 438
USUB16 (instruction), 439
USUB8 (instruction), 440
UXTAB (instruction), 441
UXTAB16 (instruction), 442
UXTAH (instruction), 443
UXTB (instruction), 444
UXTB16 (instruction), 445
UXTH (instruction), 446
VABS (instruction),
VADD (instruction),
VCMP (instruction), 449
VCMPE (instruction),
VCVT (instruction), 451
VCVTA (instruction), 452
VCVTB (instruction), 453
VCVTM (instruction), 454
VCVTN (instruction),
                       455
VCVTP (instruction),
                       456
VCVTR (instruction),
                       457
VCVTT (instruction), 458
VDIV (instruction), 459
--verbose (command line),
VFMA (instruction), 460
VFMS (instruction), 461
VFNMA (instruction), 462
VFNMS (instruction),
--via (command line),
                        21
VLDR (instruction), 464
VMAXNM (instruction), 465
VMINNM (instruction),
                        466
VMLA (instruction), 467
VMLS (instruction), 468
VMOV (instruction),
VMUL (instruction),
                      470
VNEG (instruction),
                      471
VNMLA (instruction), 472
VNMLS (instruction),
                       473
VNMUL (instruction),
                        474
VRINTA (instruction),
                        475
VRINTM (instruction),
                        476
VRINTN (instruction),
                        477
VRINTP (instruction),
                        478
VRINTR (instruction),
                        480
VRINTX (instruction),
VRINTZ (instruction),
                        481
VSELEQ (instruction),
                        482
VSELGE (instruction),
                        483
VSELGT (instruction), 484
VSQRT (instruction), 485
VSTR (instruction), 486
VSUB (instruction), 487
--warnings (command line), 59
--warnings-are-errors (command line), 60
.WEAK (GNU directive),
                          73
WFE (instruction), 488
WFI (instruction), 489
.WORD (GNU directive), 82
YIELD (instruction), 490
```

SEGGER Assembler User Guide & Reference Manual