Graehme Blair Drew Hasse EECS 355

Lab 2: Combinational Divider

Simulation Results

Three simulations were run. Two divider test (32bit/16bit) and one comparator test (4bit).

The test cases for the comparator were hard coded.

Numbers for the divider tests were read in from a text file in the pattern:

Dividend

Divisor

And then passed to the divider component.

4 bit comparator input:

```
DINL_stimulus : process is

begin

DINL_tb <= "00000";

wait for 10 ns; DINL_tb <= "01010";

wait for 10 ns; DINL_tb <= "01010";

wait for 10 ns; DINL_tb <= "11110";

wait for 10 ns; DINL_tb <= "01000";

wait;

end process;

DINR_stimulus : process is

begin

DINR_tb <= "0001";

wait for 10 ns; DINR_tb <= "0000";

wait for 10 ns; DINR_tb <= "0010";

wait for 10 ns; DINR_tb <= "0111";

wait for 10 ns; DINR_tb <= "1000";

wait;

end process;

end architecture behave;
```




Figure 1 Binary Long Division by Hand

Waveform output:

- <pre>/comparator_tb/DINL_tb</pre>	00000	00000	00110	01010	11110	01000
- <pre>-<pre>/comparator_tb/DINR_tb</pre></pre>	0001	0001	0000	0010	0111	1000
- <pre>-<pre>/comparator_tb/DOUT_tb</pre></pre>	0000	0000	0101	1000	0111	0000
/comparator_tb/isGreaterEq_tb	0					

16 bit divider simulation input: Output: 12 / 4 = 3 -- 0 16 / 2 = 8 -- 0 1000 / 0 = 1000 -- 0 OVERFLOW 12 / 7 = 1 -- 5 25000 / 250 = 100 -- 0 12 / 9 = 1 -- 3 3200 / 52 = 61 -- 28 58346 / 127 = 459 -- 53 12345 / 123 = 100 -- 45 9876 / 102 = 96 -- 84

Waveform output:

wavelorm output.									
≨ 1 →	Msgs								
/divider_tb/start_tb	0								
-/ /divider_tb/dividend_tb	0000000000001100	000000000000110	0	0000000000001000	00	000000111110100	0		
+	00000100	00000100		00000010		00000000			
	0000000000000011	0000000000000000001	1	000000000000000000000000000000000000000	00	000000111110100	0		
→ /divider_tb/remainder_tb	00000000	00000000		00000000		00000000			
/divider_tb/overflow_tb	0								
10000000000001100	[01100001101010	00	100000000000011	00					
100000111	111111010	33	00001001						
00000000000000001	00000000011001	.00	000000000000000	01					
00000101	00000000		00000011						

32 bit divider simulation input: Output: 1000000 1000000 / 2500 = 400 -- 0 2500 4598093 4598093 / 12300 = 373 -- 10193 12300 1000009 / 4598 = 217 -- 2243 1000009 4598 3200000 / 24501 = 130 -- 14870 3200000 24501 3490000 / 9 = 387777 -- 7 3490000 123456 / 9876 = 12 -- 4944 9 123456 4543245 / 6475 = 701 -- 4270 9876 4543245 63665742 / 567 = 112285 -- 147 6475 27538530 / 9852 = 2795 -- 2190 63665742 567 6575097 / 45 = 146113 -- 12 27538530 9852 6575097 45

Waveform output:



Design

The divider is built using a series of cascading comparators. The comparator is implemented as laid out in the lab pdf. For each comparator, the DINR input is always the divisor. An array of std_logic_vectors was made to store the output signals of each comparator, so that it could be fed in as an input to the next comparator. A generate statement was used to generate 32 comparators. The first comparator uses the most significant bit of the divisor, as the least significant bit of the DINL input. The rest of the

DINL input is then set to zeros. The next 30 comparators take in the result of the comparator operation concatenated with the next bit in the dividend. This is easily implemented with DINL having one more bit than DOUT and DINR. This allows for the shifting and subtracting required for division. At each comparator, the isGreaterEq bit is connected to the corresponding output bit in the quotient. The final comparator outputs the result of its subtraction to the remainder rather than the intermediate output signal array. Overflow and the start button are handled with behavioral VHDL. Two signals were created called intDividend and intDivisor that are only updated when the start signal is high. These were the signals passed to the comparators, and they allow for the inputs to be changed without the output changing until the start button is pressed. Overflow was handled by checking if the intDivisor signal is zero, and then raising the overflow flag.