

256Mbit SDRAM

4M x 16bit x 4 Banks Synchronous DRAM LVTTL

Revision 0.0

Sep. 1999

^{*} Samsung Electronics reserves the right to change products or specification without notice.



4M x 16Bit x 4 Banks Synchronous DRAM

FEATURES


- JEDEC standard 3.3V power supply
- · LVTTL compatible with multiplexed address
- · Four banks operation
- MRS cycle with address key programs
 - -. CAS latency (2 & 3)
 - -. Burst length (1, 2, 4, 8 & Full page)
 - -. Burst type (Sequential & Interleave)
- All inputs are sampled at the positive going edge of the system clock
- · Burst read single-bit write operation
- DQM for masking
- · Auto & self refresh
- 64ms refresh period (8K Cycle)

GENERAL DESCRIPTION

The K4S561632A is 268,435,456 bits synchronous high data rate Dynamic RAM organized as 4 x 4,196,304 words by 16 bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications

ORDERING INFORMATION

Part No.	Max Freq.	Interface	Package
K4S561632A-TC/L75	133MHz(CL=3)		
K4S561632A-TC/L80	125MHz(CL=3)	I VTTI	54pin
K4S561632A-TC/L1H	100MHz(CL=2)		TSOP(II)
K4S561632A-TC/L1L	100MHz(CL=3)		



^{*} Samsung Electronics reserves the right to change products or specification without notice.



PIN CONFIGURATION (Top view)

DQ0	2 3 4 5 6 6 7 8 9 10 11 112 13 14 15 16 17 18 19 20 21 22 23 24 25 26	52	DQ15 Vssq DQ14 DQ13 VDDQ DQ12 DQ11 Vssq DQ10 DQ9 VDDQ DQ8 Vss N.C/RFU UDQM CLK CKE A12 A11 A9 A8 A7 A6 A5 A4	54Pin TSOP (II) (400mil x 875mil) (0.8 mm Pin pitch)
-----	--	----	--	--

PIN FUNCTION DESCRIPTION

Pin	Name	Input Function
CLK	System cock	Active on the positive going edge to sample all inputs.
CS	Chip select	Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM
CKE	Clock enable	Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby.
A0 ~ A12	Address	Row/column addresses are multiplexed on the same pins. Row address: RA0 ~ RA12, Column address: CA0 ~ CA8
BA0 ~ BA1	Bank select address	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
RAS	Row address strobe	Latches row addresses on the positive going edge of the CLK with RAS low. Enables row access & precharge.
CAS	Column address strobe	Latches column addresses on the positive going edge of the CLK with CAS low. Enables column access.
WE	Write enable	Enables write operation and row precharge. Latches data in starting from CAS, WE active.
L(U)DQM	Data input/output mask	Makes data output Hi-Z, tsHz after the clock and masks the output. Blocks data input when L(U)DQM active.
DQ0 ~ 15	Data input/output	Data inputs/outputs are multiplexed on the same pins.
VDD/Vss	Power supply/ground	Power and ground for the input buffers and the core logic.
VDDQ/VSSQ	Data output power/ground	Isolated power supply and ground for the output buffers to provide improved noise immunity.
N.C/RFU	No connection /reserved for future use	This pin is recommended to be left No Connection on the device.





ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	VIN, VOUT	-1.0 ~ 4.6	V
Voltage on VDD supply relative to Vss	Vdd, Vddq	-1.0 ~ 4.6	V
Storage temperature	Tstg	-55 ~ +150	°C
Power dissipation	PD	1	W
Short circuit current	los	50	mA

Note: Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS

Recommended operating conditions (Voltage referenced to Vss = 0V, TA = 0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply voltage	Vdd, Vddq	3.0	3.3	3.6	V	
Input logic high voltage	VIH	2.0	3.0	VDD+0.3	V	1
Input logic low voltage	VIL	-0.3	0	0.8	V	2
Output logic high voltage	Voн	2.4	-	-	V	Iон = -2mA
Output logic low voltage	Vol	-	-	0.4	V	IoL = 2mA
Input leakage current	lu	-10	-	10	uA	3

Notes : 1. VIH (max) = 5.6V AC. The overshoot voltage duration is ≤ 3 ns.

2. VIL (min) = -2.0V AC. The undershoot voltage duration is \leq 3ns.

3. Any input $0V \le VIN \le VDDQ$.

Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs.

CAPACITANCE (VDD = 3.3V, TA = $23^{\circ}C$, f = 1MHz, VREF = $1.4V \pm 200$ mV)

Pin	Symbol	Min	Max	Unit	Note
Clock	Cclk	2.5	4.0	pF	1
RAS, CAS, WE, CS, CKE, DQM	CIN	2.5	5.0	pF	2
Address	CADD	2.5	5.0	pF	2
DQ0 ~ DQ15	Соит	4.0	6.5	pF	3

Notes: 1.-75 only specify a maximum value of 3.5pF

2. -75 only specify a maximum value of 3.8pF

3. -75 only specify a maximum value of 6.0pF





DC CHARACTERISTICS

(Recommended operating condition unless otherwise noted, TA = 0 to $70^{\circ}C$)

Parameter	Symbol	Test Condition			Vers	ion		Unit	Note
i arameter	Symbol	rest condition		-75	-80	-1H	-1L	5	Note
Operating current (One bank active)	ICC1	Burst length = 1 tRC ≥ tRC(min) Io = 0 mA	trc ≥ trc(min)					mA	1
Precharge standby current in	Icc2P	CKE ≤ VIL(max), tcc = 10ns			2	<u>.</u>		mA	
power-down mode	Icc2PS	CKE & CLK ≤ VIL(max), tcc = ∞			2			ША	
Precharge standby current in	Icc2N	CKE ≥ VIH(min), CS ≥ VIH(min), tcc Input signals are changed one time			1	6		mA	
non power-down mode	Icc2NS	CKE ≥ VIH(min), CLK ≤ VIL(max), to Input signals are stable	C = ∞	14				IIIA	
Active standby current in	ІссзР	CKE ≤ VIL(max), tcc = 10ns		6				mA	
power-down mode	Icc3PS	CKE & CLK ≤ VIL(max), tcc = ∞		6				1117 (
Active standby current in non power-down mode	Icc3N	CKE ≥ VIH(min), CS ≥ VIH(min), tcc Input signals are changed one time		35				mA	
(One bank active)	Icc3NS	CKE ≥ VIH(min), CLK ≤ VIL(max), to Input signals are stable	C = ∞	30				mA	
Operating current (Burst mode)	ICC4	Io = 0 mA Page burst 4banks Activated. tCCD = 2CLKs			180	145	145	mA	1
Refresh current	ICC5	trc ≥ trc(min)			210	200	200	mA	2
Self refresh current	ICC6	CKE < 0.2V	С	5			mA	3	
	L ICC6 CRE S 0.2V		L		2			mA	4

Notes: 1. Measured with outputs open.

- 2. Refresh period is 64ms.
- 3. K4S561632A-TC**
- 4. K4S561632A-TL**
- 5. Unless otherwise noticed, input swing level is CMOS(VIH/VIL=VDDQ/VSSQ).






K4S561632A

CMOS SDRAM

AC OPERATING TEST CONDITIONS (VDD = $3.3V \pm 0.3V$, TA = 0 to 70° C)

Parameter	Value	Unit
AC input levels (Vih/Vil)	2.4/0.4	V
Input timing measurement reference level	1.4	V
Input rise and fall time	tr/tf = 1/1	ns
Output timing measurement reference level	1.4	V
Output load condition	See Fig. 2	



(Fig. 1) DC output load circuit

(Fig. 2) AC output load circuit

OPERATING AC PARAMETER

(AC operating conditions unless otherwise noted)

Parameter		Symbol		Ver	sion		Unit	Note
i arameter		Syllibol	-75	-80	-1H	-1L	Onit	Note
Row active to row active delay		trrd(min)	15	16	20	20	ns	1
RAS to CAS delay		tRCD(min)	20	20	20	20	ns	1
Row precharge time		trp(min)	20	20	20	20	ns	1
Row active time		tras(min)	45	48	50	50	ns	1
Row active time		tras(max)		10	us			
Row cycle time		trc(min)	65	68	70	70	ns	1
Last data in to row precharge		trdl(min)		2	CLK	2,5		
Last data in to Active delay		tdal(min)		2 CLK		-	5	
Last data in to new col. addres	s delay	tcdl(min)		,	CLK	2		
Last data in to burst stop		tBDL(min)			CLK	2		
Col. address to col. address delay		tccd(min)		,	CLK	3		
Number of valid output data		tency=3	2				ea	4
		tency=2		-		1	Са	4

Notes: 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.

- 2. Minimum delay is required to complete write.
- 3. All parts allow every cycle column address change.
- 4. In case of row precharge interrupt, auto precharge and read burst stop.
- 5. For -80/1H/1L, tRDL=1CLK and tDAL=1CLK+20ns is also supported . SAMSUNG recommends tRDL=2CLK and tDAL=2CLK + 20ns.





AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

Poror	Parameter		-7	'5	-8	80	-1	Н	-1	IL	Unit	Note
Faiai	netei	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Onn	NOLE
CLK cycle time	CAS latency=3	tcc	7.5	1000	8	1000	10	1000	10	1000	ns	1
CLIX Cycle time	CAS latency=2	100	ı	1000	1	1000	10	1000	12	1000	113	'
CLK to valid	CAS latency=3	tsac		5.4		6		6		6	ns	1,2
output delay	CAS latency=2	ISAC		-		-		6		7	113	1,2
Output data	CAS latency=3	tон	2.7		3		3		3		ns	2
hold time	CAS latency=2		1		1		3		3		113 2	2
CLK high pulse w	idth	tcH	2.5		3		3		3		ns	3
CLK low pulse wid	dth	tCL	2.5		3		3		3		ns	3
Input setup time		tss	1.5		2		2		2		ns	3
Input hold time		tsH	0.8		1		1		1		ns	3
CLK to output in L	-ow-Z	tslz	1		1		1		1		ns	2
CLK to output	CAS latency=3	tshz		5.4		6		6		6	ns	
in Hi-Z	CAS latency=2	ISHZ		-		-		6		7	115	

Notes: 1. Parameters depend on programmed CAS latency.

- 2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.
- 3. Assumed input rise and fall time (tr & tf) = 1ns.

If tr & tf is longer than 1ns, transient time compensation should be considered,

i.e., [(tr + tf)/2-1]ns should be added to the parameter.

DQ BUFFER OUTPUT DRIVE CHARACTERISTICS

Parameter	Symbol	Condition	Min	Тур	Max	Unit	Notes
Output rise time	trh	Measure in linear region : 1.2V ~ 1.8V	1.37		4.37	Volts/ns	3
Output fall time	tfh	Measure in linear region : 1.2V ~ 1.8V	1.30		3.8	Volts/ns	3
Output rise time	trh	Measure in linear region : 1.2V ~ 1.8V	2.8	3.9	5.6	Volts/ns	1,2
Output fall time	tfh	Measure in linear region : 1.2V ~ 1.8V	2.0	2.9	5.0	Volts/ns	1,2

Notes: 1. Rise time specification based on 0pF + 50 Ω to Vss, use these values to design to.

- 2. Fall time specification based on 0pF + 50 Ω to VDD, use these values to design to.
- 3. Measured into 50pF only, use these values to characterize to.
- 4. All measurements done with respect to Vss.





①atasheet

IBIS SPECIFICATION

Іон Characteristics (Pull-up)


on Characteristics (i dil-dp)								
Voltage	100MHz	100MHz	66MHz					
voltage	Min	Max	Min					
(V)	I (mA)	I (mA)	I (mA)					
3.45		-2.4						
3.3		-27.3						
3.0	0.0	-74.1	-0.7					
2.6	-21.1	-129.2	-7.5					
2.4	-34.1	-153.3	-13.3					
2.0	-58.7	-197.0	-27.5					
1.8	-67.3	-226.2	-35.5					
1.65	-73.0	-248.0	-41.1					
1.5	-77.9	-269.7	-47.9					
1.4	-80.8	-284.3	-52.4					
1.0	-88.6	-344.5	-72.5					
0.0	-93.0	-502.4	-93.0					

66MHz and 100MHz Pull-up 0 0.5 1.5 2.5 3.5 0 -100 -200 돌 -300 -400 -500 -600 Voltage Iон Min (100MHz) Iон Min (66MHz) Iон Max (66 and 100MHz)

IoL Characteristics (Pull-down)

ior Ottaraotoriotico (i ali aoviti)							
Voltage	100MHz	100MHz	66MHz				
	Min	Max	Min				
(V)	I (mA)	I (mA)	I (mA)				
0.0	0.0	0.0	0.0				
0.4	27.5	70.2	17.7				
0.65	41.8	107.5	26.9				
0.85	51.6	133.8	33.3				
1.0	58.0	151.2	37.6				
1.4	70.7	187.7	46.6				
1.5	72.9	194.4	48.0				
1.65	75.4	202.5	49.5				
1.8	77.0	208.6	50.7				
1.95	77.6	212.0	51.5				
3.0	80.3	219.6	54.2				
3.45	81.4	222.6	54.9				

66MHz and 100MHz Pull-down










VDD Clamp @ CLK, CKE, CS, DQM & DQ

	, , ,
Vdd (V)	I (mA)
0.0	0.0
0.2	0.0
0.4	0.0
0.6	0.0
0.7	0.0
0.8	0.0
0.9	0.0
1.0	0.23
1.2	1.34
1.4	3.02
1.6	5.06
1.8	7.35
2.0	9.83
2.2	12.48
2.4	15.30
2.6	18.31


Minimum VDD clamp current (Referenced to VDD)



Vss Clamp @ CLK, CKE, CS, DQM & DQ

	, , ,
Vss (V)	I (mA)
-2.6	-57.23
-2.4	-45.77
-2.2	-38.26
-2.0	-31.22
-1.8	-24.58
-1.6	-18.37
-1.4	-12.56
-1.2	-7.57
-1.0	-3.37
-0.9	-1.75
-0.8	-0.58
-0.7	-0.05
-0.6	0.0
-0.4	0.0
-0.2	0.0
0.0	0.0

Minimum Vss clamp current



Voltage

— I (mA)





SIMPLIFIED TRUTH TABLE

Command		CKEn-1	CKEn	cs	RAS	CAS	WE	DQM	BA 0,1	A10/AP	A11,A12, A9 ~ A0	Note	
Register	Mode register set		Н	Х	L	L	L	L	Х	OP code			1,2
Auto refresh		า	Н	Н	L	L	L	Н	Х	X			3
Refresh Self refresh		Entry		L	_	_	_		^	X			3
		Exit	L	Н	L H H H		X		Х				
					Н	Х	Х	Х	^		3		
Bank active & row addr.		Н	Х	L	L	Н	Н	Х	V Row address		address		
column address	Auto precha	arge disable	Н	х	L	Н	L	Н	Х	V L	Column address	4	
	Auto precha	arge enable									Н	(A ₀ ~ A ₈)	4,5
column address		arge disable	Н	Х	-	Н	L	L	Х	V	V L	Column address	4
		arge enable		^	L					V Н	(A0 ~ A8)	4,5	
Burst stop		Н	Х	L	Н	Н	L	Х		Х		6	
Dracharga	Bank select	ion		V		_	Н		V	V	L X		
Precharge All banks			Н	Х	L	L	П	L	Х	Х	н ^		
	<u> </u>		Entry H	L	Н	Х	Х	Х	Х				
active power down		Entry			L	V	V	V		X			
		Exit	L	Н	Х	Х	Х	Х	Х				
Precharge power down mode Entry Exit				Н	Х	Х	Х	V					
		Entry	Н	L	L	Н	Н	Н	Х	X			
		□vit	١.		Н	Х	Х	Х	Х				
		L	Н	L	V	V	V	^					
DQM		Н	X V X			Х							
No operation command		Н	х	Н	Х	Х	Х	V		V			
				L	Н	Н	Н	Х	X				

(V=Valid, X=Don't care, H=Logic high, L=Logic low)

Notes: 1. OP Code: Operand code

 $A_0 \sim A_{12} \& BA_0 \sim BA_1$: Program keys. (@ MRS)

- 2. MRS can be issued only at all banks precharge state.
 - A new command can be issued after 2 CLK cycles of MRS.
- 3. Auto refresh functions are as same as CBR refresh of DRAM.
 - The automatical precharge without row precharge command is meant by "Auto".
 - Auto/self refresh can be issued only at all banks precharge state.
- 4. BA0 ~ BA1: Bank select addresses.
 - If both BAo and BA1 are "Low" at read, write, row active and precharge, bank A is selected.
 - If both BAo is "Low" and BA1 is "High" at read, write, row active and precharge, bank B is selected.
 - If both BA0 is "High" and BA1 is "Low" at read, write, row active and precharge, bank C is selected.
 - If both BAo and BA1 are "High" at read, write, row active and precharge, bank D is selected.
 - If A10/AP is "High" at row precharge, BA0 and BA1 is ignored and all banks are selected.
- During burst read or write with auto precharge, new read/write command can not be issued.Another bank read/write command can be issued after the end of burst.
 - New row active of the associated bank can be issued at tRP after the end of burst.
- 6. Burst stop command is valid at every burst length.
- 7. DQM sampled at positive going edge of a CLK and masks the data-in at the very CLK (Write DQM latency is 0), but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)





超过3,000,000种电子元器件资料免费查询

www. datasheet5. com