ECE408 Project Report

Team: sthBigBig

Members: Guanchen He(ghe10), Guxin Jin(gjin7), Yingyi Zhang(yingyiz2)

1.3 NVPROF Profile

```
==037—NVRROF is profiling process 307, commond: python /src/ml.2.ny
Loading model..[05:51:06] src/operator//./cudnn_algoreg-inl.h:112: Running performance tests to find the best convolution algorithm, this can take a while... (setting env variable MONET_CUDNN_AUTOTINE_DEFAULT to 0 to disable)

done

Evalletric: {'accuracy': 0.8673}

==307—Profiling application: python /src/ml.2.py

==307—Profiling result:
Time(%) Time Calls Avg Min Max Name

56.46% 49.296ms 1 49.296ms 49.296ms 49.296ms void cudnn::detail::implicit_convolve_sgemm<float, int=1024, int=5, int=5, int=3, int=3, int=3, int=1, bool=1, bool=0, bool=1>*, float const *, int, cudnn::detail::implicit_convolve_sgemm<float, int=1024, int=5, int=3, int=3, int=3, int=1, bool=0, bool=1>*, float const *, kernel_conv_params, int, float, float, int, float const *, float const *, int, int)

28.20% 38.131ms 1 38.131ms 38.131ms 38.131ms 38.131ms syem=mmsb1.dgt r.1288x5256x16x32

14.33% 19.384ms 2 9.0920ms 455.22us 18.929ms void cudnn::detail::activation.fw.4d.kernel<float, float, int=128, int=1, int=4, cudnn::detail::tanh_func<float>cots>cudnnTensorStruct*, float const *, cudnn::detail::activation.fw.4d.kernel<float, float, int=128, int=1, int=4, cudnn::detail::tanh_func<float>cots>cudnnTensorStruct*, int, cudnnTensorStruct*, int, cudnnTensorStruct*, int, cudnnTensorStruct*, cudnnSorStruct*, float const *, cudnn::detail::pooling.fw.4d.kernel<float, float, cudnn::detail::maxpooling.func<float, cudnnNnnPropagation_t=0>, int=0>, int=0>, cudnnTensorStruct*, float const *, cudnn::detail::pooling.fw.4d.kernel<float, float, cudnn::detail::maxpooling.func<float, cudnnNnnPropagation_t=0>, int=0>, cudnnTensorStruct*, float const *, cudnn::detail::pooling.fw.4d.kernel<float, float, cudnn::detail::maxpooling.func<float, cudnnNnnPropagation_t=0>, int=0>, cudnnTensorStruct*, float const *, cudnn::detail::pooling.fw.4d.kernel<float, float, cudnn::detail::maxpooling.func<float, cudnnNnnNnnPropagation_t=0>, int=0>, cudnnTensorStruct*, float const *, cudnn::detail::pooling.fw.4d.kern
```

Figure 1 screenshot of profile application

Table 1	several	time-consuming	kernels
---------	---------	----------------	---------

Time(%)	Time	Name
36.46%	49.296ms	implicit_convolve_sgemm
28.20%	38.131ms	sgemm_sm35_ldg_tn
14.33%	19.384ms	activation_fw_4d_kernel
10.64%	14.392ms	pooling_fw_4d_kernel
5.70%	7.7031ms	cuda memcpy HtoD
2.68%	3.6252ms	sgemm_sm35_ldg_tn

From the table we find that the forward activation and pooling part could be optimized by leveraging parallel algorithm or techniques discussed in this lecture.

Figure 2 screenshot of API calls.

Table 2 so	ome time-consı	umina AF	'l calls
------------	----------------	----------	----------

Time(%)	Time	Name
46.79%	1.9858s	cudaStreamCreateWithFlag
29.09%	1.2344s	cudaFree
20.47%	868.93ms	cudaMemGetInfo
2.99%	127.03ms	cudaStreamSynchronize

2.1 Simple CPU implementation

In this step, we implemented a CPU convolutional kernel. We flowed the forward convolution described in Chapter 16 of the textbook. The implementation is a for-loop that loop through all the computation positions and produces the convolution result. The classification results with our convolution kernel are presented in the following figures.

```
Installing collected packages: mxnet
Running setup.py develop for mxnet
Successfully installed mxnet
*Running python /src/m2.1.py
Loading fashion-mnist data... done
Loading model... done
Op Time: 18.190609
Correctness: 0.8562 Model: ece408-high
*The build folder has been uploaded to http://s3.amazonaws.com/files.rai-project.com/userdata/build-3dbe502a-67f9-4044-ad5e-3a2d78393a0c.tar.gz. The data will be present for only a short duration of time.

*Server has ended your request.
```

Figure 3 ece408-high model execution time and accuracy

```
Installing collected packages: mxnet
Running setup.py develop for mxnet
Successfully installed mxnet
*Running python /src/m2.1.py ece408-low 100
Loading fashion-mnist data... done
Loading model... done
Op Time: 0.201315
Correctness: 0.63 Model: ece408-low
*The build folder has been uploaded to http://s3.amazonaws.com/files.rai-project.com/userdata/build-7d417298-b51b-4a98-9005-7097a0b9ed36.tar.gz. The data will be present for only a short duration of time.

*Server has ended your request.
```

Figure 4 ece408-low model execution time and accuracy

3 Simple GPU implementation and oprimization plan

3.1 SImple GPU implementation

In this step, we implemented a simple GPU forward implementation. This implementation applies the convolution strategy discussed in ECE408 classes, i.e. tiled convolution. The implementation uses shared memory to apply convolution operation without extensive global memory loads. Figure 5 presents the performance of this version of implementation printed with nvprof. The kernel function tasks about 160ms to finish.

```
*Running nvprof python m3.1.py
Loading fashion-mnist data... done
==311== NVPROF is profiling process 311, command: python m3.1.py
Loading model... done
Op Time: 0.161134
Correctness: 0.8562 Model: ece408-high
==311== Profiling application: python m3.1.py
==311== Profiling result:
Time(%) Time Calls Avg Min Max Name
65.11% 161.03ms 1 161.03ms 161.03ms 161.03ms void mxnet::op::forward_kernel<mshadow::gpu, float>
(float*, mxnet::op::forward_kernel<mshadow::gpu, float> const *, mxnet::op::forward_kernel<mshadow::gpu, float>
```

Figure 5 performance of our simple GPU forward implementation.

During the forward pass of the convolutional neural network, the weights in the kernel won't change. A straightforward optimization strategy is putting the kernel into constant memory to reduce the time consumption of accessing global memory. Since the kernel weights are already in global memory, we need to use **cudaMemcpyToSymbol()** function with copy type **cudaMemcpyDeviceToDevice** to copy kernel weights into constant memory. The performance of tiled convolution with constant memory is presented in Figure 6.

```
*Running nvprof python m3.1.py
Loading fashion-mnist data... done
==311== NVPROF is profiling process 311, command: python m3.1.py
Loading model... done
Op Time: 0.147708
Correctness: 0.8562 Model: ece408-high
==311== Profiling application: python m3.1.py
==311== Profiling result:
Time(%) Time Calls Avg Min Max Name
63.23% 147.54ms 1 147.54ms 147.54ms 147.54ms void mxnet::op::forward_kernel<mshadow::gpu, float>
(float*, mxnet::op::forward_kernel<mshadow::gpu, float> const *, mxnet::op::forward_kernel<mshadow::gpu, float> const , int, int, int, int, int, int)
```

Figure 6 performance of tiled convolution with constant memory.

According to the result produced by nvprof, this simple optimization reduce the forward time from ~160ms to ~147ms. Further optimization plans are discussed in next section.

3.2 Optimization plan

Besides the basic optimization with constant memory, we also discussed about the further optimization strategies. Chapter 16 mainly presents two kinds of optimization techniques: reduce the convolution to matrix multiplication and use FFT for convolution. We print the size of our kernel in our experiment. Since the kernel size is only 5X5, FFT may not provide great performance improvement in our convolution task. The reduction strategy doesn't have this kind of restriction. Thus we decide to apply this strategy and reduce our convolution to matrix multiplication.

Reducing convolution to matrix multiplication requires two steps to produce the convolution result. First, the kernels and the input data batch are converted into two large matrix in unroll step. Then a matrix multiplication is conducted to produce the final result. Figure 7 exhibits the basic process of this strategy.




Figure 7. basic process of reducing convolution to matrix multiplication [1]

Our next optimization step is adding a new kernel to unroll the convolution kernels and the input data into two large matrices. The forward kernel will be responsible for the matrix multiplication. The matrix multiplication will be computed with tiled matrix multiplication discussed in our course.

We also discussed about some implementation details of the matrix multiplication strategy. According to our computation, the unrolled matrix can't be put into shared memory due to it's large size. This might requires multiple extra accesses on global memory. A possible

solution to this problem is combining the two steps in one kernel and create unrolled matrix on the fly and do the computation without writing the unrolled matrix to global memory. Besides, we plan to use streams to further speed up the computation in this combined kernel (since the computation of each unrolled sub-matrix doesn't rely on the results of others). In the multiplication part, we may use transpose to further utilize the burst potential. This part might be further optimized with non-square tile size. If the tile size is well designed, we may avoid divergence in the computation.

Note that this is just a plan of optimization. Some details might be changed during implementation.

Contribution: All the members thoroughly discussed the problem and distributed the task reasonably. The tasks are distributed as following

- Milestone 1 : experiments done by Yingyi Zhang(yingyiz2), Guxin Jin(gjin7) and Guanchen He(ghe10).
- Milestone 2: CPU code by Guanchen He(ghe10), experiment done by Yingyi Zhang(yingyiz2), report wrote by Guxin Jin(gjin7).
- Milestone 3: GPU code by Yingyi Zhang(yingyiz2, optimization with constant memory done by Guanchen He(ghe10), report wrote by Guxin Jin(gjin7) and Guanchen He(ghe10).

The optimization plan was discussed and proposed by Yingyi Zhang(yingyiz2), Guxin Jin(gjin7) and Guanchen He(ghe10).

Reference

[1] Textbook Chapter 16 from course website. URL:https://wiki.illinois.edu/wiki/display/ ECE408Fall2017/Textbook+Chapters