

6

5

4

3

2

1

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

D

D

C


C

B


B

A

A



COMPANY: Tinno	TITLE: MT6765		
DRAWN: Marshall	DATED: 2018-09-22A	CODE: P410	SIZE: D
CHECKED: <Checked By>	DATED: <Checked Date>	DRAWING NO: P410	REV: V1.0
QUALITY CONTROL: <QC By>	DATED: <QC Date>		
RELEASED: <Released By>	DATED: <Release Date>	SCALE: <Scale>	SHEET: 2f 33



Schematic design notice of "11_BB_POWER_IO" page.




Note 11-1: C4101 closed DVDD18_MSDC0 150mil

Note 11-2: C4302 closed DVDD28_MSDC1 150mil

Note 11-3: C4301 closed DVDD18_MSDC1 150mil

		COMPANY: Tinno			
		TITLE: MT6765			
DRAWN: Marshall	DATED: 2018-09-22A	CODE: P410	SIZE: D	DRAWING NO: P410	REV: V1.0
CHECKED: <Checked By>	DATED: <Checked Date>				
QUALITY CONTROL: <QC By>	DATED: <QC Date>				
RELEASED: <Released By>	DATED: <Release Date>	SCALE: <Scale>		SHEET: 8F	33

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:



"PWRAP_SPI0_CS0" and "AUD_DAT_MOSI0" are bootstrap pin to select which interface will be the JTAG pin ou

PWRAP_SPI0_CS0	AUD_DAT_MOSI0	JTAG Function	
default=PU	default=PD	AP_JTAG	MD_JTAG
HI	LO	N/A	N/A
HI	HI (by ext. PU)	SPI0+EINT8	SPI1+SPI3
LO (by ext. PD)	LO	SPI0+EINT8	N/A
LO	HI	MSDC1	N/A

Note 12-4: PWRAP_SPI0_MI / PWRAP_SPI0_MO is DDR type feature in bootstrap.


Note 12-4. PWRAP_SPI0_MI / PWRAP_SPI0_MO is DDR type feature in bootstrap			
PWRAP_SPI0_MI	PWRAP_SPI0_MO	Booting interface	
default=PU	default=PD	DDR	MSDC0 pin mux
LO (by ext. PD)	LO	LPDDR3	follow LPDDR3 Ref SCH.
LO (by ext. PD)	HI (by ext. PU)	N/A	N/A
HI	LO	LPDDR4X	follow LP4X/LP4 Ref SCH.
HI	HI (by ext. PU)	LPDDR4	follow I_P4X/I_P4 Ref SCH.

COMPANY: **Tirano**

Inno

MT6765

DRAWN: Marshall	DATED: 2018-09-22A	MT6765			
CHECKED: <Checked By>	DATED: <Checked Date>	CODE: P410	SIZE: D	DRAWING NO: P410	REV:
QUALITY CONTROL: <QC By>	DATED: <QC Date>				V1.0
RELEASED: <Released By>	DATED: <Release Date>				SCALE: <Scale>
			SHEET: 4F	33	



Close to AP

Schematic design notice of "13_BB_2" page.

Note 13-1: The enable pin of acoustic or optoelectronic devices (e.g. SPK AMP/Backlight/Charger OCP/OVP) suggest to use Peripheral EN[0:5]


If use other GPIOs as enable pin, suggest to reserve 0201 NC to GND

		COMPANY: Tinno			
		TITLE: MT6765			
DATED: 2018-09-22A	DATED: <Checked Date>	CODE: P410	SIZE: D	DRAWING NO: P410	REV: V1.0
DATED: <QC Date>					
DATED: <Release Date>	SCALE: <Scale>	SHEET: 5F 33			

REVISION RECORD			
ltr	ECO NO:	APPROVED:	DATE:

D

D

**Schematic design notice of "14_BB_3" page.**

Note 14-1: R4001 please select 60.4 ohm (1%) resistor

Note 14-2: Please check eMCP LP3 and eMCP LP4X/LP4 pin mux

B

B

A

A

COMPANY: Tinno	
TITLE: MT6765	
DRAWN: Marshall	DATED: 2018-09-22A
CHECKED: <Checked By>	DATED: <Checked Date>
QUALITY CONTROL: <QC By>	DATED: <QC Date>
RELEASED: <Released By>	DATED: <Release Date>
CODE: P410	SIZE: D
DRAWING NO: P410	
REV: V1.0	
SCALE: <Scale>	SCALE: 6f
SHEET: 33	

6

5

4

3

2

1

D

D

C


C

B

B

A

A



DRAWN: Marshall		DATED: 2018-09-22A	COMPANY: Tinno		
CHECKED: <Checked By>		DATED: <Checked Date>	TITLE: MT6765		
QUALITY CONTROL: <QC By>		DATED: <QC Date>	CODE: P410	SIZE: D	DRAWING NO: P410
RELEASED: <Released By>		DATED: <Release Date>	REV: V1.0	SCALE: <Scale>	HEET: 7F 33


Schematic design notice of "20_POWER_MTK6357_Buck"

Note 20-1: C2005, please choose 0402 size

Note 20-2: PMIC Part number notice for MT6765/62/61 platform

MTK Platform	PMIC
MT6765/62	MT6357 CRV
MT6761	MT6357 MRV

REVISION RECORD			
LTR	ECO NO.	APPROVED	DATE




COMPANY:	Tinno		
TITLE:	MT6765		
DRAWN:	Marshall	DATED:	2018-09-22A
CHECKED:	<Checked By>	DATED:	<Checked Date>
QUALITY CONTROL:	<QC By>	DATED:	<QC Date>
RELEASED:	<Released By>	DATED:	<Release Date>
SCALE:	<Scale>	SHEET:	8f 33

CODE: P410 SIZE: D DRAWING NO: P410 REV: V1.0

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

D

D



C

C

B



B

A

A

COMPANY: Tinno	TITLE: MT6765		
DRAWN: Marshall	DATED: 2018-09-22A	CODE: P410	SIZE: D
CHECKED: <Checked By>	DATED: <Checked Date>	DRAWING NO: P410	REV: V1.0
QUALITY CONTROL: <QC By>	DATED: <QC Date>		
RELEASED: <Released By>	DATED: <Release Date>	SCALE: <Scale>	SHEET: 8F 33

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:



A Schematic design notice of "22_POWER_MT6357-I/F"

- Note 22-1:** Please implement 2520 & 2016 Size TMS PCB co-layout.
Please refer to MT6762_MT6357 Co-Clock Design Notice for co-layout guide
- Note 22-2:** 1. Please Connect P1 and R1 ball first and then to GND
2. Please Connect P2 and N2 ball first and then to GND
3. Please connect DCXO GND to main GND by independent L1-2 GND via.;
- Note 22-3:** DO NOT connect it through L1 GND
Let floating if disable HOMEKEY function
- Note 22-4:** Please follow MT6762_MT6357 Co-Clock Design Notice for Layout guide of VAUX18, then R8101 can use 0 ohm to replace BEAD.
- Note 22-5:** Please connect to battery connector

COMPANY:	Tinno		
TITLE:	MT6765		
DRAWN:	Marshall	DATED:	2018-09-22A
CHECKED:	<Checked By>	DATED:	<Checked Date>
QUALITY CONTROL:	<QC By>	DATED:	<QC Date>
RELEASED:	<Released By>	DATED:	<Release Date>
CODE:	D	DRAWING NO:	P410
SIZE:		REV:	V1.0
SCALE:	<Scale>	SHEET:	40 33

REVISION RECORD			
ITR	ECO NO:	APPROVED:	DATE:

D

D

C


C

B

B

A


A



COMPANY: Tinno	
TITLE: MT6765	
DRAWN: Marshall	DATED: 2018-09-22A
CHECKED: <Checked By>	DATED: <Checked Date>
QUALITY CONTROL: <QC By>	DATED: <QC Date>
RELEASED: <Released By>	DATED: <Release Date>
CODE: P410	SIZE: D
DRAWING NO: P410	
REV: V1.0	
SCALE: <Scale>	SHEET: dd 33


REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

LDO for VA12




Ext. Bulk for VS2


For Low Power Performance



LDO for VCN33




LPDDR4X VDD1 1.8V LDO



Ext. buck LP4/4X VDDQ 1.125V/0.6V


If use LPDDR4, NC U2802 and peripheral components
MT6691ZXP/A / Ext. buck LP4X VDRAM(VDDQ)
I_C address: 0x50 (Write:0xA0, Read:0xA1)



Suggest trace width > 25 mil

Ext. buck LP4/4X VDD2 1.125V

MT6691OOP/A / Ext. buck LP4X VDRAM (VDD2)
I2C address: 0X57 (Write:0xAE, Read:0xAF)



Schematic design notice of "28 POWER ThirdParty-Power"

- Note 28-1: VA12 Layout placement please close to AP
 - Note 28-2: VS2 Buck Layout placement please close to PMIC MT6357
 - Note 28-3: VCN33 LDO Layout placement please close to MT6631
 - Note 28-4: MT6691ZXP/A and MT6691OOP/A Buck Layout Placement please
 - Note 28-5: U2810 LDO Layout Placement Please close to LPDDR4X VDD1 p

COMPANY:	Tinno		
TITLE:	MT6765		
>>	CODE:	SIZE:	DRAWING NO:
	P410	D	P410
>			REV:
			V1.0
SCALE:	<Scale>		SHEET: 12 33

Schematic design notice of "28 POWER ThirdParty-Power"

- Note 28-1: VA12 Layout placement please close to AP




Note 28-2: VS2 Buck Layout placement please close to PMIC MT6357

Note 28-3: VCN331 LDO1 layout placement please close to MT6631

CHARGE 9V*2A

I2C ADDR:0x6B

L2501,L2502,R2501,R2504 CLOSE TO Connector!!!



		COMPANY:		Tinno		
		TITLE:		MT6765		
DRAWN: Marshall	DATED: 2018-09-22A	CODE: P410	SIZE: D	DRAWING NO: P410		REV: V1.0
CHECKED: <Checked By>	DATED: <Checked Date>					
QUALITY CONTROL: <QC By>	DATED: <QC Date>					
RELEASED: <Released By>	DATED: <Release Date>	SCALE: <Scale>			SHEET: 18 33	

6

5

4

3

2

1

D

D

C

C

B

B

A

A

REVISION RECORD			
ltr	ECO NO.	APPROVED:	DATE

COMPANY: Tinno			
TITLE: MT6765			
DRAWN: Marshall	DATED: 2018-09-22A		
CHECKED: <Checked By>	DATED: <Checked Date>		
QUALITY CONTROL: <QC By>	DATED: <QC Date>		
RELEASED: <Released By>	DATED: <Release Date>		
SCALE: <Scale>			
SHEET: 44 33			
CODE: P410	SIZE: D	DRAWING NO: P410	REV: V1.0

6

5

4

3

2

1

REVISION RECORD			
ltr	ECO NO:	APPROVED:	DATE:

D

D

C


C

B


B

A

A



COMPANY: Tinno	TITLE: MT6765			
DRAWN: Marshall	DATED: 2018-09-22A			
CHECKED: <Checked By>	DATED: <Checked Date>	CODE: P410	SIZE: D	
QUALITY CONTROL: <QC By>	DATED: <QC Date>	DRAWING NO: P410	REV: V1.0	
RELEASED: <Released By>	DATED: <Release Date>	SCALE: <Scale>	HEET: 46 33	



Schematic design notice of "44_Memory_eMMC_LPDDR4X_LPDDR4"

Note 44-1: Please refer to power supply related page select output voltage properly for LP4X/LP4

Note 44-2: DRAM ZQx resistor = 240ohm (1%) that must be connected to VDDQ,

Note 44-3:
Please refer to eMCP vendor's datasheet or MTK common design notice to get the

Note 44-4: Recommendation bypass cap. values


VDD2 VDDQ decoupling cap: closed to DRAM ball.			
Note 44-5:	DRAM type	LPDDR4	LPDDR4X
R4437, R4438	Mount	NC	
U4001	LPDDR4-eMCP	LPDDR4X-eMCP	
R2210	Mount	NC	
U2802/PL2802	NC	Mount	

/C2811/C2812
For other cap for DMIC [-10; E, at DMIC page]; please also refer to MMD and layout guide for placement

Note 14-6: P4437/P4438 could be replaced with 0-ohm / 0402 * 3 for 1P4 DRAM

COMPANY:	Tinno		
TITLE:	MT6765		
e>	CODE:	SIZE:	DRAWING NO:
	P410	D	P410
>	SCALE: <Scale>	SHEET: 16	33

G+Gyro Sensor



E-Compass

E-Compass

QMC6308	0x2C//58H(W)/59(R)
AKM09918	0x0C

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

D

D

C

C

B

B


A

A

Accelerometer-Sensor

0824: Check SCH

	SA0=0	SA0=1
STK8321	0X0F	0X1F
LIS2DOC	0X30W/0X31R	0X32W/0X33R




Proximity Sensor charge

STK33562	0 A46

Note: 77-1


zwt0831: near P/L sensor

Note: 77-6




REVISION RECORD

LTR	ECO NO:	APPROVED:	DATE:




AU REFN should be group with HPL/HPR and keep away by GND pin

HP FINT should be garded by GND, up and down, left and right




COBY-P352CE


connect to CODEC pin G14 and connect to GND at CODEC




Headset M



	DCC	ACC
R4004	0R	1uF
R4009	0R	1uF
R4003	NC	1K
R4008	NC	1.5K
R4002	2.5K	NC
R4006	0R	4.7uF
R4013	NC	0R



Handset Receiver




COBY-P352CE

COMPANY:		Tinno		
TITLE: MT6765				
CODE: P410	SIZE: D	DRAWING NO: P410	REV: V1.0	
SCALE: <Scale>			SHEET: 18	33

COBY-P352CE



LCD Connector

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:



COBY-P352CE

Fingerprint Connector



COMPANY:	Tinno		
TITLE:	MT6765		
DRAWN:	Marshall	DATED:	2018-09-22A
CHECKED:	<Checked By>	DATED:	<Checked Date>
QUALITY CONTROL:	<QC By>	DATED:	<QC Date>
RELEASED:	<Released By>	DATED:	<Release Date>
CODE:	SIZE:	DRAWING NO:	REV:
P410	D	P410	V1.0
SCALE:	<Scale>	HEET:	40 33

FRONT-CAMERA
8M: 4 lane




REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

D

D

	AVDD	DVDD	DOVDD	ID	I2C
S5K4H7YX03	2.7~2.9 V(2.8V)	1.14~1.26 V(1.2V)	1.7~1.9 V(1.8V)	NC	0X20(W)/0X21(R)

Cº/OºÉäÍñÍ·Í¬È±¹¤×÷



SEL	CE	function	
LOW	LOW	MIPI TO A	
HIGH	LOW	MIPI TO B	
X	HIGH	clock and data ports high impedance	

B

B

C

C

A

A

COMPANY:		Tinno			
TITLE:					
MT6765					
DRAWN:	Marshall	DATED:	2018-09-22A		
CHECKED:	<Checked By>	DATED:	<Checked Date>		
QUALITY CONTROL:	<QC By>	DATED:	<QC Date>		
RELEASED:	<Released By>	DATED:	<Release Date>		
CODE:	D	SIZE:	P410		
DRAWING NO:		REV:	V1.0		
SCALE:	<Scale>	HEET:	20 33		

Camera LDO


Main-CAMERA

50M/13M


REVISION RECORD			
ltr	ECO NO:	APPROVED:	DATE:

2M FF-Depth Side-¹²0A8M1»0A

C°/oóÉäÍñÍ·Í-È±1¤×÷







R12,R17,R22,R25 Close to J5201 !!!!





2M FF-Depth Side-50M

1.05V




8M: WIDE

	AVDD	DVDD	DOVDD	ID	I2C
S5K4H7YX03	2.7-2.9 V(2.8V)	1.14-1.26V(1.2V)	1.7-1.9V(1.8V)	0X5A(W)/0X5B(R)	



2M FF-Macro

	AVDD	DVDD	DOVDD	I2C
GC5035	2.7V-3.0V	1.15V-1.3V	1.7V-3.0V	W:0x7E R:0x7F



COMPANY:		Tinno	
TITLE:		MT6765	
CAMERA			
DRAWN:	Marshall	DATED:	2018-09-22A
CHECKED:	<Checked By>	DATED:	<Checked Date>
QUALITY CONTROL:	<QC By>	DATED:	<QC Date>
RELEASED:	<Released By>	DATED:	<Release Date>
CODE:	P410	SIZE:	P410
DRAWING NO:	V1.0	REV:	
SCALE:	<Scale>	SCALE:	2d 33

REVISION RECORD			
LTR	ECO NO.	APPROVED:	DATE:

D

D

C


C

B




B

A

A



SIM Card 2



COMPANY: Tinno	DRAWN: Marshall	DATED: 2018-09-22A
CHECKED: <Checked By>	DATED: <Checked Date>	
QUALITY CONTROL: <QC By>	DATED: <QC Date>	
RELEASED: <Released By>	DATED: <Release Date>	

CODE:	SIZE:	DRAWING NO:	REV:
P410	D	P410	V1.0

SCALE: <Scale> SHEET: 22 33

6

5

4

3

2


1

REVISION RECORD			
LTR	ECO NO.	APPROVED:	DATE:

D

D

MP Test point



COBY-P720AE

C

C


B

B

A

A

Charge Indicator



DRAWN:	Marshall	DATED:	2018-09-22A
CHECKED:	<Checked By>	DATED:	<Checked Date>
QUALITY CONTROL:	<QC By>	DATED:	<QC Date>
RELEASED:	<Released By>	DATED:	<Release Date>

COMPANY:	Tinno		
TITLE:	MT6765		
CODE:	SIZE:	DRAWING NO:	REV:
P410	D	P410	V1.0
SCALE: <Scale>	SHEET: 28 33		

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

D

D

C

C


B

B

A

A

BATTERY CONNECTOR



COMPANY:	Tinno		
TITLE:	MT6765		
e>	CODE: P410	SIZE: D	DRAWING NO: P410
e>			REV: V1.0
SCALE: <Scale>	SHEET: 24 33		

Debug Test Point


Fixture Test Point

D


RAM dump








UART



USB

Bateriy
Refer to Page 26CTP
Refer to Page 56Key
Refer to Page 55

Fast META

**Mark****shielding can****Metal Grounding****Top****Bottom**

COMPANY:	Tinno	
TITLE:	MT6765	
DRAWN:	Marshall	DATED: 2018-09-22A
CHECKED:	<Checked By>	DATED: <Checked Date>
QUALITY CONTROL:	<QC By>	DATED: <QC Date>
RELEASED:	<Released By>	DATED: <Release Date>
CODE:	P410	SIZE: D
DRAWING NO:	P410	REV: V1.0
SCALE:	<Scale>	HEET: 26 33

D

D

C

C

B

B

A

A

6

5

4

3

2

1

REVISION RECORD			
UR	EQ NO	APPROVED	DATE

D

D

C



C

B



B

A

A



PMIC to RF power net transfer



SKU	R6017	R6018	R6022	R6021
EU	47K	NC	NC	NC
LA	NC	47K	NC	NC
AP	NC	NC	47K	NC


Tinno				
TITLE: MT6177				
DRAWN:	Marshall	DATED:	2018-09-22A	REV:
CHECKED:	<Checked By>	DATED:	<Checked Date>	
QUALITY CONTROL:	<QC By>	DATED:	<QC Date>	
RELEASED:	<Released By>	DATED:	<Release Date>	
SCALE:	<Scale>	SHEET:	26	33

Main RF TRX Switch

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

CO-lay	C6243	C6247
B4	NC	33pF
B41	33pF	NC

D



VCC1 → VCC2 → B41

Band	RX
B40(pin37)	TRX1(pin41)
B41(pin39)	TRX2(42) pin33,pin35

3/4G_PAIN_HB

RF_LTE_HB_TX_RFIC[28]

3/4G_PAIN_MB


RF_LTE_MB_TX_RFIC[29]

3/4G_PAIN_LB

RF_LTE_LB_TX_RFIC[28]

Thermistor / To sense board level temperature

Thermister have to be placed as close to B7&B1 PA as possible, routing with ground guard.
RT900 close to PA, and located in the same layer




VCC1 → VCC2 → B41


Close to PA

VPA_PMU width > 60mil (min width > 20mil, length < 100mil)
VCC1 > 10mil, VCC2 = 50mil
VPA_PMU PA side load C 6.2UF +/- 5%


B41

Close to PA






REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:



COMPANY: Tinno			
TITLE:			
CODE: P410	SIZE: D	DRAWING NO: P410	REV: V1.0
SCALE: <Scale>		SHEET: 80	33



2.8V LDO: RP114K281D


		COMPANY: Tinno	
		TITLE: MT6765	
DRAWN: Marshall	DATED: 2018-09-22A	CODE: P410	SIZE: D
CHECKED: <Checked By>	DATED: <Checked Date>	DRAWING NO: P410	
QUALITY CONTROL: <QC By>	DATED: <QC Date>	REV: V1.0	
RELEASED: <Released By>	DATED: <Release Date>	SCALE: <Scale>	SHEET: 81 33

WCN ANT & Filter

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

D

D





COMPANY: Tinno	
TITLE: RF_PWR_ET_APT	
DRAWN: Marshall	DATED: 2018-09-22A
CHECKED: <Checked By>	DATED: <Checked Date>
QUALITY CONTROL: <QC By>	DATED: <QC Date>
RELEASED: <Released By>	DATED: <Release Date>
CODE: P410	SIZE: D
DRAWING NO: P410	
REV: V1.0	
SCALE: <Scale>	SHEET: 32 33

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

D

D



NFC antenna interface

1

E

B

A

A

		COMPANY: Tinno	
		TITLE: MT6765	
DRAWN: Marshall	DATED: 2018-09-22A	CODE: P410	SIZE: D
CHECKED: <Checked By>	DATED: <Checked Date>	DRAWING NO: P410	
QUALITY CONTROL: <QC By>	DATED: <QC Date>	REV: V1.0	
RELEASED: <Released By>	DATED: <Release Date>	SCALE: <Scale>	SHEET: 33 33