



## **BOTTOM SIDE ASSEMBLY**



TOP SIDE ASSEMBLY



BOTTOM SIDE ASSEMBLY




TOP SIDE ASSEMBLY

iREPAIR

*IREPAIR*

BOTTOM SIDE ASSEMBLY

**iRC PAR**



TOP SIDE ASSEMBLY

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

# N104 TOP MLB - CRB

LAST\_MODIFICATION=Sun Apr 14 18:20:31 2019

REV	ECN	DESCRIPTION OF REVISION	CK APPD
6	0017191502	ENGINEERING RELEASED	2019-04-14 DAT

## PAGE CSA CONTENTS

1	1	TABLE OF CONTENTS
2	2	SYSTEM: BOM Tables
3	3	SYSTEM: FF BOM Specific & Mechanical
4	4	SYSTEM: Testpoints (Top)
5	5	SYSTEM: Constraint Tables
6	9	BOOTSTRAPPING
7	10	SOC: NAND & USB & Misc
8	11	SOC: PCIE
9	12	SOC: ISP
10	13	SOC: Display
11	14	SOC: SERIAL
12	15	SOC: GPIO
13	16	SOC: AOP & SMC & NUB
14	17	SOC: POWER (CPU/GPU/SOC)
15	18	SOC: POWER (Fixed/1V2)
16	19	SOC: POWER (AOP/AVE/DISP/USB/DDR)
17	20	SOC: POWER (GND)
18	26	NAND
19	27	SYSTEM POWER: PMU Bucks (1/4)
20	28	SYSTEM POWER: PMU Bucks (2/4)
21	29	SYSTEM POWER: PMU LDOS (3/4)
22	30	SYSTEM POWER: PMU (4/4)
23	31	SYSTEM POWER: Boost
24	33	SYSTEM POWER: Charger
25	35	SYSTEM POWER: Phalanx
26	36	KOBOL
27	37	CAMERA: PMU1 (1/2)
28	38	CAMERA: PMU1 (2/2)
29	39	CAMERA: Discrete Power
30	44	PEARL: Power
31	47	AUDIO: CODEC (1/2)
32	48	AUDIO: CODEC (2/2)
33	49	AUDIO: SOUTH SPKAMP
34	50	AUDIO: NORTH SPKAMP
35	51	HAPTICS: Arc Amp
36	55	CG: Display PMU (Chestnut)
37	56	CG: Backlight PMU (Muon)
38	59	I/O: VDDM Comparators
39	61	I/O: Gecko
40	62	I/O: USB PD
41	63	I/O: Hydra
42	65	B2B: Interposer Bot
43	70	B2B: Battery
44	72	B2B: Camera Wide (TX)
45	74	B2B: Camera Super Wide
46	76	B2B: Camera Fcam Juliet Combo
47	78	B2B: Pearl Romeo
48	79	B2B: Pearl Vader + Sensor
49	80	B2B DISPLAY
50	81	B2B TOUCH
51	82	B2B DOCK
52	100	ALIASES: Power
53	120	ALIASES: I2C - AP
54	121	ALIASES: I2C - AOP/SMC
55	130	ALIASES: T2C - Camera

## PAGE CSA CONTENTS

6	140	ALIASES: GPIO - AP	04/18/2018
7	150	RADIO: BB	04/25/2018
8	1	SCH,RADIO_MLB_ICE_LOFT	
9	2	HB SPAD	04/06/2018
0	3	UHB MLB SPAD	04/06/2018

051-04047	1	SCH,MLB_TOP,N104	SCH	CRITICAL	?
820-01523	1	PCB,MLB_TOP,N104	PCB	CRITICAL	?

# Sub Designs

Source Project	Sub-Design Name	Version	Hard/Soft	Sync Date/Time
N104	RADIO_MLB_ICE_LOFT	0.46.0	S	2019_02_05_16:59:54

## NAND

### Ultimate

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	Critical	BOM OPTION
335S00377	1	HYNIX, 3DV4, ULTIMATE	U2600	Critical	ULTIMATE

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
335S00393	335S00377	ALT_PARTS	U2600	TOSHIBA, BICS4, ULTIMATE
335S00388	335S00377	ALT_PARTS	U2600	WD, BICS4, ULTIMATE
335S00416	335S00377	ALT_PARTS	U2600	SAMSUNG, 3DV5, ULTIMATE

### Supreme

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	Critical	BOM OPTION
335S00394	1	TOSHIBA, BICS4, SUPREME	U2600	Critical	SUPREME

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
335S00389	335S00394	ALT_PARTS	U2600	WD, BICS4, SUPREME
335S00378	335S00394	ALT_PARTS	U2600	HYNIX, 3DV4, SUPREME

### Extreme

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	Critical	BOM OPTION
335S00379	1	HYNIX, 3DV4, EXTREME	U2600	Critical	EXTREME

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
335S00358	335S00379	ALT_PARTS	U2600	TOSHIBA, BICS3, EXTREME
335S00390	335S00379	ALT_PARTS	U2600	WD, BICS4, EXTREME
335S00247	335S00379	ALT_PARTS	U2600	WD, BICS3, EXTREME
335S00415	335S00379	ALT_PARTS	U2600	SAMSUNG, 3DV5, EXTREME

## Global Capacitors

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S00116	138S00071	ALT_PARTS	ALL	CAP,CER,X5R,4UF,20%,6.3V,0201,H=0.55
138S00117	138S00071	ALT_PARTS	ALL	CAP,CER,X5R,4UF,20%,6.3V,0201,H=0.55

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S00140	138S00141	ALT_PARTS	ALL	CAP,X5R,20%,6.3V,KY0,0201
138S00268	138S00141	ALT_PARTS	ALL	CAP,X5R,20%,6.3V,SAM,0201

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S00148	138S00149	ALT_PARTS	ALL	CAP,15uF,20%,4V,KY0,0402
138S00150	138S00149	ALT_PARTS	ALL	CAP,15uF,20%,4V,SAM,0402
138S00151	138S00149	ALT_PARTS	ALL	CAP,15uF,20%,4V,TY,0402

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S00144	138S00279	ALT_PARTS	ALL	CAP,26uF,20%,4V,MUR,0402

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S00138	138S00139	ALT_PARTS	ALL	CAP,4.7uF,20%,4V,KY0,0201
138S00164	138S00139	ALT_PARTS	ALL	CAP,4uF,20%,4V,TY,0201
138S00280	138S00139	ALT_PARTS	ALL	CAP,4uF,20%,4V,SAM,0201

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S00221	138S00146	ALT_PARTS	ALL	CAP,18uF,20%,6.3V,KY0,0402

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S00003	138S00048	ALT_PARTS	ALL	0402,15uF,6.3V, Murata

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S00128	138S00133	ALT_PARTS	ALL	01005,0.47uF,6.3V,Murata

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S00269	138S00133	ALT_PARTS	ALL	01005,0.47uF,6.3V,TY

## Global Ferrites





PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
155S00194	155S0610	ALT_PARTS	ALL	FERR NO. 1500BN, TDK
155S00200	155S0610	ALT_PARTS	ALL	FERR NO. 1500BN, TY

## Global Alternates


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
132S00185	132S0316	ALT_PARTS	ALL	CAP,CER,X5R,2.1UF,10V,6.3V,0105
138S0648	138S0652	ALT_PARTS	ALL	CAP,X5R,4.7UF,6.3V,0.020M,0.4402,TATD
138S0739	138S0706	ALT_PARTS	ALL	CAP,CER,X5R,2.1UF,10V,6.3V,0105,1AN003
138S0049	138S0831	ALT_PARTS	ALL	CAP,CER,X5R,2.1UF,10V,6.3V,0105,1X003A
138S0945	138S0706	ALT_PARTS	ALL	CAP,CER,X5R,2.1UF,10V,6.3V,0105,1X003A
155S00200	155S00400	ALT_PARTS	ALL	FERR NO.1500BN,200M,0.1UF,0.0105
155S00414	155S0876	ALT_PARTS	ALL	FERR NO.10.0BN,50uH,1.1A,0.1UF,0.0105
132S00199	132S00200	ALT_PARTS	ALL	CAP,CER,X5R,2.1UF,10V,6.3V,0105
132S00204	132S00200	ALT_PARTS	ALL	CAP,CER,X5R,2.1UF,10V,6.3V,0105
155S0755	155S0341	ALT_PARTS	ALL	FERR NO.140.0BN,200M,1.0UF,0.0105
132S0400	132S0436	ALT_PARTS	ALL	CAP,CER,X5R,2.1UF,10V,6.3V,0105
138S00264	138S00008	ALT_PARTS	ALL	CAP,CER,X5R,2.1UF,10V,6.3V,0105
132S00232	132S00014	ALT_PARTS	ALL	CAP,CER,X5R,2.1UF,10V,6.3V,0105

# EEEE Codes

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
825-7691	1	EEEEE FOR (MLB_TOP,639-06358,ULTIMATE)	EEEEE_KF2F	CRITICAL	ULTIMATE
825-7691	1	EEEEE FOR (MLB_TOP,639-06359,SUPREME)	EEEEE_KF2R	CRITICAL	SUPREME
825-7691	1	EEEEE FOR (MLB_TOP,639-06360,EXTREME)	EEEEE_KP34	CRITICAL	EXTREME
825-7691	1	EEEEE FOR (MLB_TOP,639-06349,ULTIMATE)	EEEEE_L6R1	CRITICAL	ULTIMATE
825-7691	1	EEEEE FOR (MLB_TOP,639-06951,SUPREME)	EEEEE_L6RQ	CRITICAL	SUPREME
825-7691	1	EEEEE FOR (MLB_TOP,639-06952,EXTREME)	EEEEE_L6T3	CRITICAL	EXTREME



## FIDUCIALS



Crosses

Squares


## SHIELDS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
806-19414	1	SHIELD,MLB,UPPER,TTS,P2,N104	SH0303	CRITICAL	?
806-19415	1	SHIELD,MLB,LOWER,TTS,P2,N104	SH0302	CRITICAL	?


## SPACERS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
870-03604	23	SPACER,INTERPOSER,SMALL,X891	SP1-SP26	CRITICAL	?


## TEST POINTS




## PMU




## Hydra VBUS



## SPMI DATA



## VALIDATION



DIELECTRIC BASED SPACING RULES	
RULE DEFINITION	LIST OF VALUES
A_DIELECTRIC_INX	EXAMPLE: 1.5,5,7,8,-10. Calculated dielectric distance from stackup. Stackup thickness = 10 mils.
	2
A_DIELECTRIC_INXD_XV,XV,LX	EXAMPLE: 2.0L,20,40,P,V,V,V,-100. Calculated dielectric distance from Hybrid Table and Hybrid Table thickness = 100 mils.
	2, 2D, 4D, 4V
A_DIELECTRIC_INXN_INXOUT	EXAMPLE: 2,A,S,-5L Calculated dielectric distance from stackup. Stackup thickness = 5 mils.
	?

HYBRID IMPEDANCE RULE			
TRACE LAYER	REFERENCE LAYER(s)	REQUIRED IMPEDANCE	TRACE WIDTH (OPTIONAL)
RULE NAME= 50_WIDE_L1_THIN			ZONE NAME= PRIMARY
ISL7	ISL5, ISL9	50	0.102
BOTTOM	ISL9	50	0.061

HYBRID IMPEDANCE RULE			
TRACE LAYER	REFERENCE LAYER(s)	REQUIRED IMPEDANCE	TRACE WIDTH (OPTIONAL)
RULE NAME= 50_WIDE			ZONE NAME= PRIMARY
ISL7	ISL5, ISL9	50	0.102
BOTTOM	ISL8	50	0.175

## RADIOS

HYBRID IMPEDANCE RULE			
TRACE LAYER	REFERENCE LAYER(s)	REQUIRED IMPEDANCE	TRACE WIDTH (OPTIONAL)
RULE NAME= 50_THIN			ZONE NAME= PRIMARY
ISL6	ISL7, ISL5	50	0.041
ISL8	ISL9, ISL7	50	0.030
ISL9	BOTTOM, ISL8	50	0.030
BOTTOM	ISL9	50	0.061

CLASS DEFINITIONS		COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR* DP NAMES EX: DP:DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP)		CLEAR OVERRIDE Y/N
CLASS NAME	CONSTRAINT SET	GND	?	
GND	S	DEFAULT	?	
90_OHM	P	A_90_OHM_DIFF	DP:DP_*90*	?

CAPPED RULE	LAYER	VALUE (MM)	RULE NAME(S)
EXAMPLE:SMD2ALL,SMD_TO_SMD,MVIA2ALL,SHAPE2ALL	?	0.070	2, 2D, 4D, 4V
LINE2SMD	?	0.070	2, 2D, 4D, 4V
MVIA2MVia	?	=0.065	2, 2D, 4D, 4V
MVIA2SMD	?	=0.070	2, 2D, 4D, 4V
MVIA2SHAPE	?	=0.070	2, 2D, 4D, 4V
SMD2SHAPE	?	=0.070	2, 2D, 4D, 4V
SMD2SMD	?	0.070	2, 2D, 4D, 4V
LINE2SHAPE	?	0.070	2, 2D, 4D, 4V
LINE2SHAPE	?	0.165	2
LINE2MVIA	?	0.165	2


**DIGITAL BOARD**  
ESQUEMAS DIGITALIZADOS

D

D

## BOOTSTRAPPING:


## BOARD REV



## BOARD ID

Board Rev[3:0]				
	3	2	1	0
PreProto	1	1	1	1
Proto 1	1	1	1	0
(Spare)	1	1	0	1
Proto 2	1	1	0	0
P2+ B0/B0 4G	1	0	1	1
EVT	1	0	1	0
(Spare)	0	1	1	1
Carrier	0	1	1	0
(Spare)	0	0	1	1
DVT	0	0	1	0
(Spare)	0	0	0	1
PVT	0	0	0	0


## BOOT CONFIG




Board ID[4:0]					
	4	3	2	1	0
MLB x1403	5'b00100	0	0	1	0
DEV x1403	5'b00101	0	0	1	0
MLB x1364	5'b01110	0	1	1	0
DEV x1364	5'b01111	0	1	1	1
MLB X1368	5'b00110	0	0	1	0
DEV X1368	5'b00111	0	0	1	1
MLB x1367	5'b01010	0	1	0	0
DEV x1367	5'b01011	0	1	0	1
MLB x1369	5'b00010	0	0	0	1
DEV x1369	5'b00011	0	0	0	1

Boot Config [2:0]			
	2	1	0
SPI NOR on SPI0 12 MHz	0	0	0
SPI NOR on SPI0 12 MHz Test	0	0	1
SPI NAND on SPI0 12 MHz	0	1	0
SPI NAND on SPI0 12 MHz Test	0	1	1
SPI NOR on SPI0 40 MHz	1	0	0
SPI NOR on SPI0 40 MHz Test	1	0	1
SPI NOR on SPI0 6 MHz	1	1	0
SPI NOR on SPI0 6 MHz Test	1	1	1

# SOC: Misconceptions




# SOC: NAND + USE



D

D

## SOC: PCIe



D

D

C

C


B

B

A

A

## SOC: ISP



D

D

C

C


B

B


A

A



## SOC: Display



# SOC: AP Serial



SPI: Route as Daisy-Chain. No T's Allowed  
Place series terminations close to SoC Pins



D

D

C

C

B

B

A

A

## SOC: AP GPIO



GPIO[0-8]: 1.2V

<code>56 GPIO_AP_CANARY2_1V2</code>	L3	<code>GPIO0/I2C5_SCL</code>
<code>56 NC_AP_GPIO1</code>	L2	<code>GPIO1/I2C5_SDA</code>
<code>56 NC_AP_GPIO2</code>	N4	<code>GPIO2</code>
<code>56 GPIO_AP_FROM_WLAN_TIME_SYNC_1V2</code>	N3	<code>GPIO3</code>
<code>56 GPIO_AP_TO_BB_COREDUMP_1V2</code>	N2	<code>GPIO4</code>
<code>56 GPIO_AP_FROM_BB_RESET_DETECT_1V2_L</code>	P4	<code>GPIO5</code>
<code>56 GPIO_AP_FROM_SPKRAMP_TOP_INT_1V2_L</code>	P2	<code>GPIO6</code>
<code>56 NC_AP_GPIO7</code>	T4	<code>GPIO7</code>
<code>56 NC_AP_GPIO8</code>	T3	<code>GPIO8</code>
<code>56 GPIO_BOARD_REV3</code>	P64	<code>GPIO9</code>
<code>56 GPIO_BOARD_REV2</code>	AP65	<code>GPIO10</code>
<code>56 GPIO_BOARD_REV1</code>	AP64	<code>GPIO11</code>
<code>56 GPIO_BOARD_REV0</code>	B47	<code>GPIO12</code>
<code>56 NC_AP_GPIO13</code>	AW64	<code>GPIO13</code>
<code>56 NC_AP_GPIO14</code>	AW66	<code>GPIO14</code>
<code>56 GPIO_AP_BI_CCG2_SWDIO</code>	AM65	<code>GPIO15</code>



  

OMIT_TABLE U1000	
CEBU-4GB-18NM-H	
CSP	
SYM 6 OF 21	
TMKF89B0-C5	
GPIO_K20M-SOC	
GPIO16	AU64
GPIO17	NC_AP_GPIO16
GPIO18	AU65
BY66	NC_AP_GPIO17
	NC_AP_GPIO18
GPIO19	AD64
AD64	PP1V8_IO
GPIO20	AB65
AB65	GPIO_AP_TO_SPKRAMP_TOP_RESET_L
GPIO21	BY64
BY64	GPIO_AP_CANARY1
GPIO22	BY65
BY65	GPIO_AP_TO_NFC_DEV_WAKE
GPIO23	AU66
AU66	NC_AP_GPIO23
GPIO24	AT64
AT64	GPIO_AP_FROM_CODEC_INT_L
GPIO25	GPIO66
BW66	GPIO_AP_FROM_BT_AUDIO_SYNC
GPIO26	BU64
BU64	NC_AP_GPIO26
GPIO27	BU65
BU65	NC_AP_GPIO27
GPIO28	BU66
BU66	GPIO_AP_TO_AMUX_PMU_SYNC
GPIO29	P66
P66	GPIO_AP_TO_TOUCH_RESET_L
GPIO30	P65
P65	NC_AP_GPIO30
GPIO31	AM64
AM64	GPIO_AP_TO_CCG2_SWCLK



# SOC: AOP



# SOC: SMC




# SOC: NUB




## SOC: SOC

0.770V @ 4.9A MAX  
0.651V @ 3.4A MAX  
0.590V @ 2.7A MAX  
PP\_SOC\_S1

## SOC: CPU/GPU




## SOC: SRAM



1.029V @ 15.2A MAX  
0.909V @ 15.2A MAX  
0.540V @ 3.8A MAX

0.985V @ 12.6A MAX  
0.686V @ 5.80A MAX  
0.562V @ 3.20A MAX


0.770V @ 4.9A MAX  
0.651V @ 3.4A MAX  
0.590V @ 2.7A MAX  
PP\_SOC\_S1



0.970V @ 3.6A MAX  
0.650V @ 2.1A MAX  
0.530V @ 1.2A MAX


PP\_CPU\_ECORE

ANALOG\_CPU\_PCORE\_SENSEP




0.752V @ 2.7A MAX


PP\_SRAM\_S1



## SOC: FIXED




## SOC: VDD12







# SOC: GND



# S4E NAND

FUTURE COMPATABILITY: R2602 50mohm Max  
Default R2602: NO STUFF



8

7

6


5

4

3

2

1



8

7

6

5

4

3

2

1

D

D

C


C

B


B

A

A



## PMU - LDOs



# PMU - GPIOs

TODO: Update  
CONTROL PIN NOTES:


NOTE (1): INPUT PULL-DOWN 100-300k

NOTE (2): INPUT PULL-DOWN 1M


NOTE (3): INPUT PULL-UP OR DOWN 100k-300k

NOTE (4): OUTPUT OPEN-DRAIN, REQUIRES PULL-UP

## AMUX CAPS






## COLD\_RESET & SYSTEM\_ALIVE




Only has DS control when powered by VBUCK3

## NTCs



LAT NTC ON BOTTOM BOARD




D

D

## Boost Enable Pull

L3100



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	
152S00871	152S00869	ALT_PARTS	ALL	IND_PWB_0_470H_20A_3_8A_39MCM,TAITO,2016	
CRITICAL PART#					COMMENT
152S00869					IND_PWB_0_470H_20A_3_8A_39MCM,TAITO,2016


CRITICAL PART#	COMMENT
152S00869	IND_PWB_0_470H_20A_3_8A_39MCM,TAITO,2016

C

C

## BOOST

353S01124



B


B

A

A

# YANGTZE CHARGER

(Veridian Charger Control)



8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A



8

7

6

5

4

3

2

1

D

D

C

C

B


B

A

A


## Kobol - Accel & Gyro

APN: 338S00367




**BOARD**  
ESQUEMAS DIGITALIZADOS


## CAMERA PMU1



## CAMERA PMU1




## WIDE AVDD\_ADC LDO




## Camera LDO Alts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S01728	353S00015	ALT_PARTS	U3900, U3960	ONSEMI ALTERNATE
353S01690	353S01904	ALT_PARTS	U3910, U3930	OLDER ALTERNATE


## WIDE DVDD LDO




## SUPERWIDE VDDL LDO




## SUPERWIDE AVDD LDO



## LEX




# Rigel Driver




## Rigel Alt Ind

Part Number	Alternate for Part Number	BOM Option	Ref Des	Comments
152S00965	152S00640	ALT_PARTS	ALL	TAIYO ALT



# BRIGHTON AUDIO CODEC (ANALOG INPUTS & OUTPUTS)



# BRIGHTON AUDIO CODEC (POWER & I/O)



# Amp: South Speaker



D

D


# Amp: North Speaker

TODO: Verify I2C Table


AMP	AD0	AD1	I2C_ADR
TOP	0	0	TBD1
BOT	0	0	TBD1
ARC	0	1	TBD2

----->

AP I2C2	
AOP I2C1	



# Amp: Arc




D

D

## CHESTNUT DISPLAY PMU

C

C



Chestnut Alt Ind

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
152S00913	152S00938	ALT_PARTS	L5500	Xtal. 24M. 1612




B

B

A

# MUON - LED BACKLIGHT DRIVERS

DWI Clock Pull



## Muon Inductor Alt

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
152S00940	152S00939	ALT_PARTS	L5652,L5662	IND_TAY9,152S,0.8A,3225

# VDD\_MAIN COMPARATORS

D

□

C

6


B

F

A


A

## VDD\_MAIN OV CUT-OFF CIRCUIT




# VDD\_MAIN PRE-UPO COMPARATOR

APN: 353S01976



# Gecko


## GECKO Reset Pull Down



# IND Alternate


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
152S00853	152S00759	ALT. PARTS	I.6150	TIND. PWR. 0.471W 20% 2.7A TV

# USB-PD



# Hydra

I2C Address: 0011010X




D

C

B

A



D

D

C

C

B


B

A


A

## BATTERY CONNECTOR

RCPT: 516S00505      <-- This one on MLB  
 PLUG: 516S00506




## Power Filtering




## Wide Camera Connector


Rcpt: 516S00313 --- This one on MLB  
Plug: 516S00314




## LPDP Filters



## RCAM I2C




## IO Filters




D

## Power Filtering




## Super Wide Camera Connector

RCPT: 516S00458  
PLUG: 516S00459  
--- This one on MLB




## LPDP Filters






## RCAM I2C





## IO Filters




## FCAM PO





## Juliet Power and I/O




## FCAM I/O



## FCAM I2C




## Juliet I2C





## FCAM/Juliet Connector

Rcpt: 516S00521 --- This one on MLB  
Plug: 516S00522


J7600  
AA25DK-S36VA1  
F-ST-SM ROOM=B2B\_FCAM\_JULIET



## JULIET I/O




### Romeo Power Filtering




D

### Romeo I/O



D

### Romeo I2C




B

A

### Romeo Connector

RCPT: 516S00453 -- This one on MLB  
PLUG: 516S00454



D


C

B


A

**DIGITAL BOARD**  
ESQUEMAS DIGITALIZADOS


## AOP I2C




## SPEAKER2



## PROX &amp; ALS POWER




## PROX/ALS I/O





## Vader + Sensor Connector


RCPT: 516S0449  
PLUG: 516S0450  
--> This one on MLB



## MIC3






## PP\_VADER\_ANODE




D

D




D

D




C

C





B

B





A





A







## ARC



## SOUTH SPEAKER




## Hydra



## DOCK FLEX CONNECTOR

RCPT: 516S00467 <-- This one on MLB  
PLUG: 516S00468



8

7

6

5













4

3

2

1

### Medusa Compatibility



**DIGITAL BOARD**  
ESQUEMAS DIGITALIZADOS

8

7

6

5

4


3

2

1


# AP I2C

AP I2C0




Bus Name	Bus Voltage	Bus Speed	Device	7-Bit Addr.	Binary	8-Bit Addr.	Min Speed	Max Speed	Location
AP I2C0	PP1V8_IO	1 MHz	Muon	0x62	1100 010X	0xC4, 0xC5	-	1 MHz	TOP MLB

AP I2C1




Bus Name	Bus Voltage	Bus Speed	Device	7-Bit Addr.	Binary	8-Bit Addr.	Min Speed	Max Speed	Location
AP I2C1	PP1V8_IO	100 kHz	MIC2	0x56	1010 110X	0xAC, 0xAD	-	1 MHz	Strobe Flex

MIC2 ON STROBE FLEX  
STROBE FLEX B2B ON BOTTOM BOARD




AP I2C2




Bus Name	Bus Voltage	Bus Speed	Device	7-Bit Addr.	Binary	8-Bit Addr.	Min Speed	Max Speed	Location
AP I2C2	PP1V8_IO	400 kHz	Top Speaker Amp	0x40	1000 000X	0x80, 0x81	-	1 MHz	Top MLB
			Chestnut	0x27	0100 111X	0x4E, 0x4F	-	400 kHz	Top MLB
			Muon	0x62	1100 010X	0xC4, 0xC5	-	1 MHz	Top MLB

AP I2C3



Bus Name	Bus Voltage	Bus Speed	Device	7-Bit Addr.	Binary	8-Bit Addr.	Min Speed	Max Speed	Location
AP I2C3	PP1V8_IO	400 kHz	Touch EEPROM	0x51	1010 001X	0xA2, 0xA3	-	1 MHz	Touch Flex
			Roswell	0x10	0010 000X	0X20, 0X21	-	400 kHz	Touch Flex

AP I2C4



Bus Name	Bus Voltage	Bus Speed	Device	Max Speed	Location
AP I2C4	PP1V8_IO	400 kHz	LYNX	1 MHz	Top MLB

8

7

6

5

4


3

2

1


# AOP / SMC I2C

AOP I2C0




Bus Name	Bus Voltage	Bus Speed	Device	7-Bit Addr.	Binary	8-Bit Addr.	Min Speed	Max Speed	Location
AOP I2C0	PP1V8_S2	750 kHz	Doppler	0x58	1011 000X	0xB0, 0xB1	-	1 MHz	Sensor Flex
			Foxhound	0x29	0101 001X	0x52, 0x53	-	1 MHz	Sensor Flex
			Yogi	0x33	0110 011X	0x66, 0x67	-	1 MHz	Sensor Flex
			Brighton	0x4A	1001 010X	0x94, 0x95	-	1 MHz	Top MLB

AOP I2C1



Bus Name	Bus Voltage	Bus Speed	Device	7-Bit Addr.	Binary	8-Bit Addr.	Min Speed	Max Speed	Location
AOP I2C1	PP1V8_S2	400 kHz	Arc Speaker Amp	0x42	1000 010X	0x84, 0x85	-	1 MHz	Top MLB
			Bot Speaker Amp	0x40	1000 000X	0x80, 0x81	-	1 MHz	Top MLB
			K2	0x76	1110 110X	0xEC, 0xED	-	1 MHz	Dock Flex
			Sakonnet	0x08	0001 000X	0x10, 0x11	-	1 MHz	Arc Flex
			Moly	0x0E	0001 110X	0x1C, 0x1D	-	1 MHz	BTN Combine Flex
			Arc EEPROM	0x50	1010 000X	0xA0, 0xA1	-	1 MHz	Arc Flex

SMC I2C0




Bus Name	Bus Voltage	Bus Speed	Device	7-Bit Addr.	Binary	8-Bit Addr.	Min Speed	Max Speed	Location
SMC I2C0	PP1V8_S2	400 kHz	CCG2	0x12	0010 010X	0x24, 0x25	-	1 MHz	Top Board
			Boost	0x75	1110 101X	0xEA, 0xEB	-	1 MHz	Top Board
			Yangtze	0x71	1110 001X	0xE2, 0xE3	-	400 kHz	Top Board

SMC I2C1



Bus Name	Bus Voltage	Bus Speed	Device	7-Bit Addr.	Binary	8-Bit Addr.	Min Speed	Max Speed	Location
SMC I2C1	PP1V8_S2	400 kHz	Hydra	0x1A	0011 010X	0x34, 0x35	-	400 kHz	Top Board
			Gecko	0x52	1010 010X	0xA4, 0xA5	-	400 kHz	Top Board

SMC I2C2



Bus Name	Bus Voltage	Bus Speed	Device	7-Bit Addr.	Location
SMC i2c2	PP1V8_S2	400 kHz	Veridian	0X0B	BMU Flex

8

7

6

5

4

3

2

1



CAM\_PMU1 I2C1: WIDE

Bus Name	Bus Voltage	Bus Speed	Device	7-Bit Addr.	Binary	8-Bit Addr.	Min Speed	Max Speed	Location
I2C1	PP1V8_IO	1 MHz	Toronto	0X10	0010 000X	0x20, 0x21	-	1 MHz	Wide Cam
			Raman	0X3C	0111 100X	0x78, 0x79	-	1 MHz	Wide Cam



CAM\_PMU1 I2C2: SWIDE/LEX

Bus Name	Bus Voltage	Bus Speed	Device	7-Bit Addr.	Binary	8-Bit Addr.	Min Speed	Max Speed	Location
I2C2	PP1V8_IO_CAM	1 MHz	Manitoba	0x20	0100 000X	0x40, 0x41	-	1 MHz	SWIDE Cam
			Lex	0X75	1110 101X	0xEA, 0xEB	-	1 MHz	MLB_TOP




CAM\_PMU1 I2C3: FCAM

Bus Name	Bus Voltage	Bus Speed	Device	7-Bit Addr.	Binary	8-Bit Addr.	Min Speed	Max Speed	Location
I2C3	PP1V8_IO_CAM	1 MHz	Maryland	0x10	0010 000X	0x20, 0x21	-	1 MHz	Front Cam




CAM\_PMU1 I2C4: IRCAM/ROMEO

Bus Name	Bus Voltage	Bus Speed	Device	7-Bit Addr.	Binary	8-Bit Addr.	Min Speed	Max Speed	Location
I2C4	PP1V8_IO_CAM	1 MHz	Juliet	0x18	0011 000X	0x30, 0x31	-	1 MHz	Top Board
			Romeo	0x66	1100 110X	0xCC, 0xCD	-	1 MHz	Top Board




ISP I2C0: RIGEL

Bus Name	Bus Voltage	Bus Speed	Device	7-Bit Addr.	Binary	8-Bit Addr.	Min Speed	Max Speed	Location
ISP I2C0	PP1V8_IO	1 MHz	Rigel	0x55	1010 101X	0xAA, 0xAB	-	1 MHz	Top Board



ISP I2C3: YETI

Bus Name	Bus Voltage	Bus Speed	Device	7-Bit Addr.	Binary	8-Bit Addr.	Min Speed	Max Speed	Location
ISP I2C3	PP1V8_IO	1 MHz	Yeti	0x65	1100 101X	0xCA, 0xCB	-	1 MHz	Bot Board



D

D

C


C

B

B

A

A



# DIGITAL BOARD

ESQUEJEMAS DIGITALIZADOS

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.  
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.  
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION
6	0017191502	ENGINEERING RELEASED

CK APPD  
DATE  
2019-04-14

# ICE19.0 RADIO\_MLB\_LOFT

LAST\_MODIFICATION=Sun Apr 14 18:20:31 2019

PAGE CSA CONTENTS



58	1	SCH,RADIO_MLB_ICE_LOFT
59	2	HB SPAD
60	3	UHB MLB SPAD

SYNC

DATE



04/06/2018

04/06/2018



CLASS TO CLASS SPACING		
CLASS NAME	CLASS NAME	CONSTRAINT SET
50_WIDE	50_WIDE	A_DIELECTRIC_4XV_50_WIDE_SE
50_WIDE	50_THIN	A_DIELECTRIC_4XD_50_WIDE_SE
50_THIN	50_THIN	A_DIELECTRIC_4XD_50_THIN_SE
50_WIDE_L1_THIN	50_WIDE	A_DIELECTRIC_4XV_50_WIDE_SE
50_WIDE_L1_THIN	50_THIN	A_DIELECTRIC_4XD_50_WIDE_L1_THIN_SE
RF_SHIELD	GND	DEFAULT
RF_SHIELD	RF_SHIELD	A_DIELECTRIC_2XD
RFFE_SHIELD	GND	DEFAULT
RFFE_SHIELD	RFFE_SHIELD	DEFAULT

# HB SPAD



CLASS DEFINITIONS		COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*	
CLASS NAME	CONSTRAINT SET	DP NAMES EX: DP:DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP:)	CLEAR OVERRIDE Y/N
RFFE_SHIELD	S	A_DIELECTRIC_2X *RFFE*, VIO_RFFE*	Y
<b>NET RULE ASSIGNMENT</b>			
P	CONSTRAINT SET	COMMA SEPARATED NET NAMES (WILDCARD SUPPORT EX: DDR*)	
P	PWR_100UM	VIO_RFFE*, VFE_HI_3V15	
P	PWR_200UM		
P	PWR_SHAPE	VPA_ET_HB, VPA_BT_UHB, VPA_2G	


CLASS DEFINITIONS		COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*	
CLASS NAME	CONSTRAINT SET	DP NAMES EX: DP:DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP:)	CLEAR OVERRIDE Y/N
P	CONSTRAINT SET	COMMA SEPARATED NET NAMES (WILDCARD SUPPORT EX: DDR*)	
P	A_50_THIN_SE	50_XCVR*	
P	A_50_WIDE_SE	50_HBPA_ANT1, 50_HBPA_ANT3, 50_HBPA_ANT3_M, 50_HBPA_DRX*	
P	A_50_WIDE_L1_THIN_SE	50_HBPA_ANT1_M	

CLASS DEFINITIONS		COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*	
CLASS NAME	CONSTRAINT SET	DP NAMES EX: DP:DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP:)	CLEAR OVERRIDE Y/N
50_THIN	S	A_DIELECTRIC_2X	Y
50_WIDE	S	A_DIELECTRIC_2X_50_WIDE_SR	Y
50_WIDE_L1_THIN	S	A_DIELECTRIC_2X_50_WIDE_L1_THIN_SR	Y
		50_HBPA_ANT1, 50_HBPA_ANT3, 50_HBPA_ANT3_M, 50_HBPA_DRX*	
		50_HBPA_ANT1_M	

# UHB MLB SPAD

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
353S01913	1	SKY78201-18	PA_UHB_K	ROW
353S01914	1	SKY78221-11	PA_UHB_K	USCH

D



OMIT\_TABLE RADIO\_UHB\_PAD

CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSE ONLY - NOT A CHANGE REQUEST

8

NET RULE ASSIGNMENT	
DOMAIN	CONSTRAINT SET
P	A_50_WIDE_SE
P	50_UHBPAs_2G_LB*, 50_UHBPAs_2G_HB
P	A_50_THIN_SE
P	50_UHBPAs_MLB*, 50_UHBPAs_2G_HB_OUT
P	A_50_WIDE_L1_THIN_SE
P	50_UHBPAs_UHB*, 50_UHBPAs_ANT*

CLASS DEFINITIONS		COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*
CLASS NAME	CONSTRAINT SET	DP NAMES EX: DP.DP_AA*, DP_BB* (LINE STARTS WITH FLAG DP*)
50_WIDE	S A_DIELECTRIC_2X_S0_WIDE_SE	50_UHBPAs_2G_LB*, 50_UHBPAs_2G_HB
50_THIN	S A_DIELECTRIC_2X	50_UHBPAs_MLB*, 50_UHBPAs_2G_HB_OUT
50_WIDE_L1_THIN	S A_DIELECTRIC_2X_S0_WIDE_L1_THIN_SF	50_UHBPAs_UHB*, 50_UHBPAs_ANT*

9

5

6

4

5

4

3


3

2

2

1

1



OMIT\_TABLE RADIO\_UHB\_PAD

A1 GND

E14 GND

A2 GND

F1 GND

A3 GND

F2 GND

A4 GND

F3 GND

A5 GND

F4 GND

A6 GND

F5 GND

A7 GND

F6 GND

A8 GND

F7 GND

A9 GND

F8 GND

A10 GND

F9 GND

A11 GND

F10 GND

A12 GND

F11 GND

A13 GND

F12 GND

A14 GND

F13 GND

A15 GND

F14 GND

B1 GND

F15 GND

B2 GND

F16 GND

B3 GND

F17 GND

B4 GND

F18 GND

B5 GND

F19 GND

B6 GND

F20 GND

B7 GND

F21 GND

B8 GND

F22 GND

B9 GND

F23 GND

B10 GND

F24 GND

B11 GND

F25 GND

B12 GND

F26 GND

B13 GND

F27 GND

B14 GND

F28 GND

B15 GND

F29 GND

C1 GND

F30 GND

C2 GND

F31 GND

C3 GND

F32 GND

C4 GND

F33 GND

C5 GND

F34 GND

C6 GND

F35 GND

C7 GND

F36 GND

C15 GND

F37 GND

D1 GND

F38 GND

D2 GND

F39 GND

D3 GND

F40 GND

D4 GND

F41 GND

D5 GND

F42 GND

D6 GND

F43 GND

D7 GND

F44 GND

D14 GND

F45 GND

D15 GND

F46 GND

E1 GND

F47 GND

E2 GND

F48 GND

E3 GND

F49 GND

E4 GND

F50 GND

E5 GND

F51 GND

E6 GND

F52 GND

E7 GND

F53 GND

L1 GND

F54 GND

L2 GND

F55 GND

L3 GND

F56 GND

L4 GND

F57 GND

L5 GND

F58 GND

L6 GND

F59 GND

L7 GND

F60 GND

L8 GND

F61 GND

L9 GND

F62 GND

L10 GND

F63 GND

L11 GND

F64 GND

L12 GND

F65 GND

L13 GND

F66 GND

L14 GND

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.  
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.  
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

# N104 MLB BOTTOM BOARD

LAST\_MODIFICATION=Tue May 28 17:48:05 2019

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
7	0017939155	ENGINEERING RELEASED	2019-05-28

PAGE	CSA	CONTENTS	SYNC	DATE
1	1	TABLE OF CONTENTS		
2	2	SYSTEM:BOM Tables		03/20/2018
3	5	SYSTEM:Mechanical		05/30/2018
4	7	SYSTEM: Testpoints (Bottom)	doe_mlb_panini	06/08/2018
5	34	SYSTEM POWER: Dotara	Dotara	03/20/2018
6	35	SYSTEM POWER: DOTARA CLK BUFF & MISC		03/20/2018
7	36	SENSORS		09/10/2018
8	40	CAMERA: Strobe Driver		08/27/2018
9	66	B2B: Interposer Bot	Interposer	08/14/2018
10	71	B2B: Cyclone		03/20/2018
11	77	B2B:Strobe		03/20/2018
12	84	UAT B2B - O2		
13	200	Radios	RF Sync	04/13/2018
14	201	RADIOS:BB		
15	1	NFC: TABLE OF CONTENTS		
16	75	NFC		
17	1	FRONT PAGE		
18	2	MODULE		
19	3	FILTERS MATCHING		
20	1	SCH,RADIO_MLB_ICE_FF		01/17/2018
21	2	LB SPAD		04/05/2018
22	3	LB DIVERSITY RECEIVE LNA		04/05/2018
23	4	HB DIVERSITY RECEIVE LNA		01/17/2018
24	5	MIMO RECIEVE LNA		01/17/2018
25	6	LOWER & UPPER COUPLER		01/17/2018
26	7	LOWER ANTENNA FEEDS		01/17/2018
27	8	UPPER ANTENNA FEEDS		01/17/2018
28	9	ANTENNA SYSTEM		01/17/2018
29	10	SIM		
30	1	SCH,RADIO,KAROO		
31	2	BOM TABLES		11/01/2017
32	3	BBPMU: CONTROL (1/2)		01/08/2018
33	4	BBPMU: RAILS (2/2)		01/08/2018
34	5	BB: INTERFACE (1/3)		01/08/2018
35	6	BB: MEMORY & TRACING (2/3)		01/08/2018
36	7	BB: POWER (3/3)		01/08/2018
37	8	XCVR: TX & GNSS (1/3)		01/08/2018
38	9	XCVR: INTERFACE & PWR (2/3)		01/08/2018
39	10	XCVR: PRX DRX (3/3)		01/08/2018
40	11	ET		01/08/2018
41	12	TEST POINTS		01/08/2018
42	1	WIFI: TABLE OF CONTENTS		
43	2	GODFATHER		05/08/2018
44	1	FEM MODULES		05/08/2018
45	2	FEM MODULES		05/08/2018

## Sub Designs

SOURCE PROJECT	SUB-DESIGN NAME	VERSION	HARD/ SOFT	SYNC_DATE/TIME
D42	DOE_HIER_NFC	0.49.0	H	2019_05_08_02:13:46
D43	RADIO_MLB_ICE	0.137.0	H	2019_05_16_17:54:06
D42	ROSE_MLB	0.56.0	H	2019_05_08_02:14:06
N104	RADIO_MLB_ICE_FF	0.81.0	S	2019_05_28_17:35:34
D42	LAA_MLB	0.29.0	H	2019_05_21_09:58:18
D42	WIFI_MLB	0.39.0	H	2019_05_08_02:13:26

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-04049	1	SCH,MLB_BOT,N104	SCH	CRITICAL	?
820-01525	1	PCB,MLB_BOT,N104	PCB	CRITICAL	?

## Global Alternates

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
132S00185	132S0316	ALT_PARTS	ALL	CAP_CER_X5R_3.10V_204K_6.3V_01005
138S0706	138S0739	ALT_PARTS	ALL	CAP_CER_X5R_10V_204K_10V_01005
138S0049	138S0831	ALT_PARTS	ALL	CAP_CER_X5R_1.20V_204K_4.3V_0201_KYOCERA
138S00133	138S00128	ALT_PARTS	ALL	CAP_CER_X5R_0.47UF_204K_4.3V_MUR_01005
138S00269	138S00128	ALT_PARTS	ALL	CAP_CER_X5R_0.47UF_204K_4.3V_MUR_01005
132S00232	132S00014	ALT_PARTS	ALL	CAP_CER_X5R_0.22UF_104K_4.3V_E_01005
132S00233	132S00014	ALT_PARTS	ALL	CAP_CER_X5R_0.22UF_104K_4.3V_T_01005
155S0414	155S0876	ALT_PARTS	ALL	PEBB_HD_10_OHM_X5R_1.1A_0.05_DCB_01005
138S00246	138S00185	ALT_PARTS	ALL	PEBB_HD_10_OHM_X5R_1.1A_0.05_DCB_01005
371S00108	371S00062	ALT_PARTS	ALL	Q211_RobertKey Diodes
155S00200	155S00400	ALT_PARTS	ALL	PEBB_HD_1500OHM_21A_200mA_0.70V_01005_TY
155S00194	155S00400	ALT_PARTS	ALL	PEBB_HD_1500OHM_21A_200mA_0.495DCB_01005_TY
155S00400	155S00200	ALT_PARTS	ALL	PEBB_HD_1500OHM_21A_200mA_0.70V_01005_MUR
155S00194	155S00200	ALT_PARTS	ALL	PEBB_HD_1500OHM_21A_200mA_0.495DCB_01005_TY
138S1103	138S0719	ALT_PARTS	ALL	CAP_CER_X5R_4.7UF_204K_10V_04021_TY

### SYSTEM WIDE

CLASS DEFINITIONS		COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*	
CLASS NAME	CONSTRAINT SET	DP NAMES EX: DP:DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP)	
GND	S	DEFAULT	GND ?
90_OHM	P	A_90_OHM_DIFF	DP:DP_*90* ?

### SYSTEM WIDE

CLASS DEFINITIONS		COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*	
CLASS NAME	CONSTRAINT SET	DP NAMES EX: DP:DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP)	
PWR_SHAPE	P	PWR_SHAPE	PP_VDD_MAIN ?
PWR_SHAPE	P	PWR_50UM	PP1V0_S4,PP1V2_S2 ?
PWR_SHAPE	P	PWR_80UM	PP1V8_S4,PP1V8_S2 ?

### SYSTEM OVERRIDES

NET RULE ASSIGNMENT			
DOMAIN	CONSTRAINT SET	COMMA SEPARATED NET NAMES (WILDCARD SUPPORT EX: DDR*)	
P	A_50_THIN_SE	50_WLAN_G_TRX0_VOID_DTCX	
P	A_50_THIN_SE	50_ANT5_WLAN_G	
P	A_50_THIN_SE	50_UWB_ANT2_6G	

CLASS DEFINITIONS		COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*	
CLASS NAME	CONSTRAINT SET	DP NAMES EX: DP:DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP)	
50_THIN	S	A_DIELECTRIC_2X	50_WLAN_G_TRX0_VOID_DTCX Y
50_THIN	S	A_DIELECTRIC_2X	50_ANT5_WLAN_G Y
50_THIN	S	A_DIELECTRIC_2X	50_UWB_ANT2_6G Y

C



## Global Capacitors

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S00138	138S00139	ALT_PARTS	ALL	CAP_X5R_4.0UF_20%,4V,MUR_0201
138S00164	138S00139	ALT_PARTS	ALL	CAP_AUF_20%,4V,TY_0201

CRITICAL PART#	COMMENT
138S00139	CAP_X5R_4.0UF_20%,4V,MUR_0201

CRITICAL PART#	COMMENT
138S00003	0402_15uF_6.3V, Kyocera

CRITICAL PART#	COMMENT
138S00133	01005_0.47uF_6.3V, Murata

CRITICAL PART#	COMMENT
138S00133	01005_0.47uF_6.3V, Murata

## CONSTRAINTS

DIELECTRIC BASED SPACING RULES	
RULE DEFINITION	LIST OF VALUES
A_DIELECTRIC_INX	EXAMPLE: 1.25,PLB-15,2
A_DIELECTRIC_NDX_XVXLX	EXAMPLE: 2.0,SLN-30,SDY-2,VX-10,2,2D,4D,4V
A_DIELECTRIC_INXIN,INXOUT	EXAMPLE: 2.4,L,5,2


## RADIOS

HYBRID IMPEDANCE RULE			
TRACE LAYER	REFERENCE LAYER(s)	REQUIRED IMPEDANCE	TRACE WIDTH (OPTIONAL)
RULE NAME= 50_WIDE			ZONE NAME= PRIMARY
TOP	ISL3	50	0.169
ISL6	ISL4,BOTTOM	50	0.095
ISL3	TOP,ISL4	50	0.44


HYBRID IMPEDANCE RULE			
TRACE LAYER	REFERENCE LAYER(s)	REQUIRED IMPEDANCE	TRACE WIDTH (OPTIONAL)
RULE NAME= 50_THIN			ZONE NAME= PRIMARY
TOP	ISL2	50	0.061
ISL3	ISL2,ISL4	50	0.029
ISL5	ISL4,ISL6	50	0.044
ISL7	BOTTOM,ISL6	50	0.029

CAPPED RULE		LAYER	VALUE (MM)	RULE NAME(S)
EXAMPLE: SMD402,SLD_0.05	LINE2SMD	?	0.070	2,2D,4D,4V
MVIA2MVIA	?	=0.065	2,2D,4D,4V	
MVIA2SMD	?	=0.070	2,2D,4D,4V	
MVIA2SHAPE	?	=0.070	2,2D,4D,4V	
SMD2SMD	?	0.070	2,2D,4D,4V	
SMD2SHAPE	?	0.070	2,2D,4D,4V	
LINE2SHAPE	?	0.165	2	


## FIDUCIALS



## WLAN UF CAPS



## XCVR UF CAPS



ST0500  
STIFFENER-UAT-MLB-X1403  
SM  
1 OMIT\_TABLE

PTH0501  
P2MM

PTH0502  
P2MM

ST0502  
STIFFENER-LAT-MLB-X1403  
SM  
1 OMIT\_TABLE

Crosses


Squares

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
806-19412	1	STIFFENER,MLB,NORTH,N104	ST0500	CRITICAL	?
806-19413	1	STIFFENER,MLB,SOUTH,N104	ST0502	CRITICAL	?

# Test/Probe Points - BOTTOM


D

## Test Points




## PROBE POINTS


### YETI Boost




### BB PCIe




### VALIDATION



### Dotara



### GROUND CANARIES



## Dotara


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S00246	138S00185	ALT_PARTS	ALL	CAP_X5R_2.2UF_20%,4V,MUR_0402
CRITICAL PART# COMMENT				
138S00185				CAP_X5R_14UF_20%,4V,MUR_0402

376S00362 376S00295 ALT\_PARTS ALL ONSHM1.TX PFT

CRITICAL PART#	COMMENT
138S00185	CAP_X5R_14UF_20%,4V,MUR_0402


376S00362 376S00295 ALT\_PARTS ALL ONSHM1.TX PFT

376S00362 376S00295 ALT\_PARTS ALL ONSHM1.TX PFT




D

## SIM NTC




## Dotara Clock Buffer



C

## Dombra



Need 0 ohm R for termination on C3560,R3560,C3552,R3551,C3555  
To be controlled by build matrix


A

D

A

## Kobol - Accel & Gyro

APN: 338S00367




**DIGITAL  
BOARD**  
ESQUEMAS DIGITALIZADOS

# Yeti Inductor Alt

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
152S00872	152S00918	ALT_PARTS	ALL	TDF_1ND_MLD_0_470H_5_AA_1880_2014
152S00847	152S00918	ALT_PARTS	ALL	CNTFEC_1ND_MLD_0_470H_5_AA_1880_2014

## LED STROBE DRIVER (YETI)

APN:353S01818  
I2C Address (7-bit): 0x65





DIGITAL  
BOARD  
ESQUEMAS DIGITALIZADOS

D


C

B

A




## Cyclone Filtering




## CYCLONE B2B

RCPT: 516S00485      <-- This one on MLB  
 PLUG: 516S00486




**DIGITAL  
BOARD**  
ESQUEMAS DIGITALIZADOS

## PENROSE




## Strobe Connector

RCPT: 516S00530  
PLUG: 516S00382  
-- This one on MLB




## MIC2 (ANC REF)



## Strobe Filtering




R7730 value may change for Yeti





## UAT CONNECTOR

RCPT: 516S00532      -- This one on MLB  
 PLUG: 516S00533





## ARROW CONNECTOR


RCPT: 516S00434      -- This one on MLB  
 PLUG: 516S00435



## Compass



## BUTTONS



D

D

C


C

B

B

A

A



D

D

C


C

B

B

A

A



CONN DIFF N104/D4x

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.  
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.  
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD
7	0017939155	ENGINEERING RELEASED	DATE 2019-05-28

# DOE\_HIER\_NFC

LAST\_MODIFICATION=Tue May 28 17:48:04 2019

PAGE CSA CONTENTS

15	1	NFC: TABLE OF CONTENTS
16	75	NFC

SYNC

DATE

N104 (RTM6.3) MATCHING

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
131S00033	1	CAP,CER,COG,680PF,2%,25V,0201	C7514_S	NFC_RTM63
131S0731	1	CAP,CER,COG,100PF,2%,50V,0201	C7512_S	NFC_RTM63
152S01028	1	IND,WW,84NH,2.5%,1.1A,0402	L7500_S	NFC_RTM63
152S01028	1	IND,WW,84NH,2.5%,1.1A,0402	L7501_S	NFC_RTM63



D42 (RTM6.1) MATCHING

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
131S00033	1	CAP,CER,COG,680PF,2%,25V,0201	C7514_S	NFC_RTM61
152S01116	1	IND,MULT,82NH,2.5%,0402	L7500_S	NFC_RTM61
152S01116	1	IND,MULT,82NH,2.5%,0402	L7501_S	NFC_RTM61

D43 (RTM6.2) MATCHING


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
131S0882	1	CAP,CER,COG,390PF,2%,25V,0201	C7514_S	NFC_RTM62
131S00017	1	CAP,CER,COG,47PF,2%,50V,0201	C7550_S	NFC_RTM62
131S00017	1	CAP,CER,COG,47PF,2%,50V,0201	C7551_S	NFC_RTM62
152S01117	1	IND,MULT,91NH,2.5%,0.55A,0402	L7500_S	NFC_RTM62
152S01117	1	IND,MULT,91NH,2.5%,0.55A,0402	L7501_S	NFC_RTM62

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S00077	197S00206	BOM_TABLE_ALTS	Y7500_S	XTAL, 27P12 MHZ
197S00076	197S00206	BOM_TABLE_ALTS	Y7500_S	XTAL, 27P12 MHZ



# STOCKHOLM

# NFC CONTROLLER



1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.  
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.  
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE ONLY - NOT A CHANGE REQUEST

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
7	0017939155	ENGINEERING RELEASED	2019-05-28

# ARROW MLB

LAST\_MODIFICATION=Tue May 28 17:48:04 2019

PAGE CSA CONTENTS








17 FRONT PAGE  
 18 MODULE  
 19 FILTERS MATCHING

SYNC


DATE

DIGITAL BOARD  
ESQUEMAS DIGITALIZADOS


SCH #: 951-07279  
 PCB #: 920-05369  
 BOM #: 939-05686




# MODULE




# FILTERS/MATCHING AND ANTENNA




NET RULE ASSIGNMENT			
DOMAIN	CONSTRAINT SET	COMMA SEPARATED NET NAMES (WILDCARD SUPPORT EX: DDR*)	
P	A_50_WIDE_SE	50_R1*, 50_UWB*, 50_LAA_TO_R1*	




CLASS DEFINITIONS		COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*	
CLASS NAME	CONSTRAINT SET	DP NAMES EX: DP-DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP:)	CLEAR
50_WIDE	S A_DIELECTRIC_2X_50_WIDE_SE	50_R1*, 50_UWB*, 50_LAA_TO_R1*	?



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
152800497	1	IND, FILM, 0.5NH, 1000MA, 01005	R305_R	ROSE.0
152800497	1	IND, FILM, 0.5NH, 1000MA, 01005	R317_R	ROSE.0
152800498	1	IND, FILM, 0.4NH, 1000MA, 01005	R306_R	ROSE.0
152800492	1	IND, FILM, 1.0NH, 900MA, 01005	R316_R	ROSE.0
131S0893	1	CAP,CER,COG,0.2PF,16V,01005	C317_R	ROSE.0
131S0893	1	CAP,CER,COG,0.2PF,16V,01005	C304_R	ROSE.0
131S0893	1	CAP,CER,COG,0.2PF,16V,01005	C314_R	ROSE.0
152800496	1	IND, FILM, 0.6NH, 950MA, 01005	R309_R	ROSE.0
152800496	1	IND, FILM, 0.6NH, 950MA, 01005	R308_R	ROSE.0
131S0893	1	CAP,CER,COG,0.2PF,16V,01005	C302_R	ROSE.0
131S0893	1	CAP,CER,COG,0.2PF,16V,01005	C312_R	ROSE.0
152800496	1	IND, FILM, 0.6NH, 950MA, 01005	R307_R	ROSE.0
131S0893	1	CAP,CER,COG,0.2PF,16V,01005	C303_R	ROSE.0
131S0893	1	CAP,CER,COG,0.2PF,16V,01005	C313_R	ROSE.0
131S0030	1	CAP,CER,COG,0.4PF,16V,01005	C315_R	ROSE.0



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
339S00664	339S00665	ALT_PARTS	U_ROSE_R	MODULE, STRIDER, ES5.1



1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.  
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.  
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION
7	0017939155	ENGINEERING RELEASED

CK APPD  
DATE  
2019-05-28



# ICE19.0 RADIO\_MLB\_FF

LAST\_MODIFICATION=Tue May 28 18:07:13 2019

PAGE	CSA	CONTENTS	SYNC	DATE
20	1	SCH,RADIO_MLB_ICE_FF		01/17/2018
21	2	LB SPAD		04/05/2018
22	3	LB DIVERSITY RECEIVE LNA		04/05/2018
23	4	HB DIVERSITY RECEIVE LNA		01/17/2018
24	5	MIMO RECIEVE LNA		01/17/2018
25	6	LOWER & UPPER COUPLER		01/17/2018
26	7	LOWER ANTENNA FEEDS		01/17/2018
27	8	UPPER ANTENNA FEEDS		01/17/2018
28	9	ANTENNA SYSTEM		01/17/2018
29	10	SIM		



# LB SPAD



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
353S01907	1	SKY78220-11	PA_LB_K	ROW
353S01908	1	SKY78222_11	PA_LB_K	USCH

DOMAIN (E,P,S)	NET RULE ASSIGNMENT	
	CONSTRAINT SET	COMMA SEPARATED NET NAMES (WILDCARD SUPPORT EX: DDR* )
P	A_50_THIN_SE	50_UHBPA_2G_LB_OUT*, 50_LBPA_DRX_OUT
P	A_50_THIN_SE	50_LBPA_ANT*, 50_LB_TX_ANT1*
P	A_50_WIDE_SE	50_LBPA_TX

CLASS DEFINITIONS		COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR* DP NAMES EX: DP:DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP:)	
CLASS NAME	DOMAIN E.P.S	CONSTRAINT SET	
50_THIN	S	A_DIELECTRIC_2X	50_UHBPA_2G_LB_OUT*, 50_LBPA_DRX_OUT
50_THIN	S	A_DIELECTRIC_2X	50_LBPA_ANT*, 50_LB_TX_ANT1*
50_WIDE	S	A_DIELECTRIC_2X_50_WIDE_SE	50_LBPA_TX

DOMAIN (E,P,S)	NET RULE ASSIGNMENT	
	CONSTRAINT SET	COMMA SEPARATED NET NAMES (WILDCARD SUPPORT EX: DDR*)
P	PWR_200UM	VDD_LNA_LB_PAD

CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSE ONLY - NOT A CHANGE REQUEST

# LB DIVERSITY RECEIVE LNA

D

D

C

C




B

B

A

A

## RFFE FILTERING



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
353S01922	1	MURATA, LMRXFRJB-K57 ES1.0	DSM_LB_K	ROW
353S01923	1	MURATA, LMRXFRJB-K69 ES1.0	DSM_LB_K	USCH


NET RULE ASSIGNMENT		CONSTRAINT SET		COMMA SEPARATED NET NAMES (WILDCARD SUPPORT EX: DDR*)	
DOMAIN		P	A_50_WIDE_SE	50_LBDSD_RXIN	

CLASS DEFINITIONS		CONSTRAINT SET		COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR* DP NAMES EX: DP:DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP:)	
CLASS NAME		P	A_50_WIDE_SE	50_LBDSD_RXIN	Y
50_WIDE	S	P	A_50_THIN_SE	50_LBDSD_RXIN*, 50_LBDSD_RXOUT*, 50_LBDSD_ANT*	Y
50_THIN	S	P	A_50_THIN_SE	50_LBDSD_RXIN_M	Y
50_THIN	S		A_DIELECTRIC_2X	50_LBDSD_RXIN_M	

NET RULE ASSIGNMENT		CONSTRAINT SET		COMMA SEPARATED NET NAMES (WILDCARD SUPPORT EX: DDR*)	
DOMAIN		P	PWR_200UM	VDD_LB_DSM	

CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSE ONLY - NOT A CHANGE REQUEST

# HB DIVERSITY RECEIVE LNA



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
353S01916	1	SKY13789-13	DSM_HB_K	ROW
353S01909	1	SKY13799-12	DSM_HB_K	USCH

NET RULE ASSIGNMENT		NET RULE ASSIGNMENT	
CONSTRAINT SET		COMMA SEPARATED NET NAMES (WILDCARD SUPPORT EX: DDR*)	
PWR_200UM		VDD_HB_DSM	
CONSTRAIN SET		NET RULE ASSIGNMENT	
A_50_THIN_SE		CONSTRAINT SET	
A_50_THIN_SE		COMMA SEPARATED NET NAMES (WILDCARD SUPPORT: NET NAMES EX: DDR* DP NAMES EX: DP_DP_AA*, DP_BB* (LINE STARTS WITH FLAG DP))	
A_50_WIDE_SE		A_DIELECTRIC_2X	
A_50_THIN_SE		50_HBDSM_RXOUT*, 50_HBDSM_MHB_RX_IN	
A_50_WIDE_SE		50_HBDSM_MHB_TXIN*, 50_HBDSM_UHB_TXIN*	
A_50_WIDE_SE		50_HPA_DRX_OUT*	
A_50_THIN_SE		50_HBDSM_MHB_ANT*, 50_HBDSM_UHB_ANT*	
CLASS NAME		CONSTRAINT SET	
50_THIN		A_DIELECTRIC_2X	
50_THIN		50_HBDSM_MHB_TXIN*, 50_HBDSM_UHB_TXIN*	
50_WIDE		A_DIELECTRIC_2X_50_WIDE_SE	
50_WIDE		50_HPA_DRX_OUT*	
50_THIN		A_DIELECTRIC_2X	
50_THIN		50_HBDSM_MHB_ANT*, 50_HBDSM_UHB_ANT*	

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

MIMO DSM NOT APPLICABLE TO ICE19.0



8

7

6

5

4

3


2

1


# LOWER/UPPER COUPLER

D

D




USID TX=0X08



USID TX=0X09


C

C



B

B




NET RULE ASSIGNMENT	
CONSTRAINT SET	COMMA SEPARATED NET NAMES (WILDCARD SUPPORT EX: DDR*)
P PWR_100UM	VIO_CPLR*


NET RULE ASSIGNMENT			
CONSTRAINT SET	COMMA SEPARATED NET NAMES (WILDCARD SUPPORT EX: DDR*)	CONSTRAINT SET	COMMA SEPARATED NET NAMES (WILDCARD SUPPORT EX: DDR*)
P	VIO_CPLR*	A_50_THIN_SE	50_CPLL_CPLOUT*, 50_CPLU_CPLOUT*, 50_CPLR_ANT1
		A_50_WIDE_SE	50_HBPA_ANT3, 50_UHBA_ANT2, 50_ANT3*, 50_UHBA_UHB


CLASS DEFINITIONS		COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*	
CLASS NAME	CONSTRAINT SET	DP NAMES EX: DP_DP_AA*, DP_BB* (LINE STARTS WITH FLAG DP)	CLEAR OVERRIDE Y/N
50_THIN	S	50_CPLL_CPLOUT*, 50_CPLU_CPLOUT*, 50_CPLR_ANT1	?
50_WIDE	S	A_DIELECTRIC_2X, A_DIELECTRIC_2A, A_DIELECTRIC_2B	50_HBPA_ANT3, 50_UHBA_ANT2, 50_ANT3*, 50_UHBA_UHB




# LOWER ANTENNA FEEDS



**ANT1**



**2.4GHz/5GHz**



**ANT5**

## UAT ANTENNAS

ANT2	ANT4
LB	R1
LMB/MB/HB	5GHZ
L1 GNSS	UHB
2.4GHZ	

## LAT ANTENNAS

ANT1	ANT3	ANT5
LB	UHB	2.4GHZ
LMB/MB/HB		5GHZ

NET RULE ASSIGNMENT	
P	CONSTRAINT SET
P	A_50_THIN_SE
COMMA SEPARATED NET NAMES (WILDCARD SUPPORT EX: DDR*)	
P	50_ANT1_CPLR_IN, 50_HBPA_ANT1*
A_50_WIDE_SE	
P	50_ANT1, 50_ANT5*
CLASS DEFINITIONS	
CLASS NAME	CONSTRAINT SET
50_THIN	S A_DIELECTRIC_2X
50_WIDE	S A_DIELECTRIC_2X_50_WIDE_SE
COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR* DP NAMES EX: DP-DP_AA;DP_BB* (LINE STARTS WITH FLAG DP:)	
50_ANT1_CPLR_IN, 50_HBPA_ANT1*	Y
50_ANT1, 50_ANT5*	Y

# UPPER ANTENNA FEEDS

D

D

C

C

B


B

A

A


NET RULE ASSIGNMENT	
CONSTRAINT SET	COMMA SEPARATED NET NAMES (WILDCARD SUPPORT EX: DDR*)
P PWR_200UM	VDD_GNSS_LNA*

NET RULE ASSIGNMENT					
CONSTRAINT SET	COMMA SEPARATED NET NAMES (WILDCARD SUPPORT EX: DDR*)	CONSTRAINT SET	COMMA SEPARATED NET NAMES (WILDCARD SUPPORT EX: DDR*)		
P PWR_200UM	VDD_GNSS_LNA*	A_50_THIN_SE A_50_WIDE_SE	50_L1*, 50_GNSS_L1*, 50_LAA_TO_ANT_UAT, 50_ANT2_MLB_MB_HB, 50_ANT4_UHB 50_ANT2, 50_ANT2_M, 50_ANT2_WLAN, 50_ANT4, 50_ANT4_LAA		
		CLASS NAME 50_THIN 50_WIDE	CONSTRAINT SET A_DIELECTRIC_2X A_DIELECTRIC_2X_50_WIDE_SE	CLEAR Y/N Y	DP NAMES EX: DP-DP_AA, DP_BB (LINE STARTS WITH FLAG DP) 50_L1*, 50_GNSS_L1*, 50_LAA_TO_ANT_UAT, 50_ANT2_MLB_MB_HB, 50_ANT4_UHB 50_ANT2, 50_ANT2_M, 50_ANT2_WLAN, 50_ANT4, 50_ANT4_LAA




# ANTENNA SYSTEM



# UAT SUBBUS



# LAT SUBBUS




LAT



CLASS DEFINITIONS		COMMA SEPARATED WITH WILDCARD SUPPORT- NET NAMES EX: DDR*		CLEAR OVERRIDE Y/N
CLASS NAME	CONSTRAINT SET	DP NAMES EX: DP.DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP:)		
RF_SHIELD	S	A_DIELECTRIC_2X	LAT_SUBBUS*, UAT_SUBBUS*	Y
<b>NET RULE ASSIGNMENT</b>				
P	CONSTRAINT SET	COMMA SEPARATED NET NAMES (WILDCARD SUPPORT EX: DDR*)		
P	PWR_200UM	VDD_TUNER_*, VDD_LAT_GPO*		
P	PWR_100UM	LAT_SUBBUS*, UAT_SUBBUS*		

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
117S0158	1	100K RES 5%, 01005	R508_K	ICB19.0

PULL-UP SIM2 DETECT



1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.  
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.  
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
7	0017939155	ENGINEERING RELEASED	2019-05-28

# ICE19 RADIO\_MLB DVT

LAST\_MODIFICATION=Tue May 28 17:48:01 2019

PAGE	CSA	CONTENTS	SYNC	DATE
30	1	SCH,RADIO,KAROO		
31	2	BOM TABLES		11/01/2017
32	3	BBPMU: CONTROL (1/2)		01/08/2018
33	4	BBPMU: RAILS (2/2)		01/08/2018
34	5	BB: INTERFACE (1/3)		01/08/2018
35	6	BB: MEMORY & TRACING (2/3)		01/08/2018
36	7	BB: POWER (3/3)		01/08/2018
37	8	XCVR: TX & GNSS (1/3)		01/08/2018
38	9	XCVR: INTERFACE & PWR (2/3)		01/08/2018
39	10	XCVR: PRX DRX (3/3)		01/08/2018
40	11	ET		01/08/2018
41	12	TEST POINTS		01/08/2018



# BOM TABLES

## DXTAL ALTS

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S00156	197S00155	ALT_PARTS	Y301_K	XTAL, 38.4MHZ, TXC
197S00179	197S00155	ALT_PARTS	Y301_K	XTAL, 38.4MHZ, NDK

## EEPROM ALTS






PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
335S00013	335S0894	ALT_PARTS	EEPROM_K	EEPROM, 8KBIT, I2C

## BBPMU ALTS

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
152S01141	152S01045	ALT_PARTS	L401_K, L402_K	TAIYO
152S01142	152S01043	ALT_PARTS	L405_K	TAIYO

**DIGITAL  
BOARD**  
ESQUEMAS DIGITALIZADOS

# BBPMU: CONTROL (1/2)



CLASS DEFINITIONS		COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*		CLEAR OVERRIDE Y/N
CLASS NAME	CONSTRAINT SET	DP NAMES EX: DP:DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP:*)		
RF_SHIELD	S	A_DIELECTRIC_2X	*38M*, BBPMU_CLK_32KHZ	Y
RF_SHIELD	S	A_DIELECTRIC_2X	THERM_XO, FSYS_GND, VPMICREF, VSSA	Y

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
118S00118	1	2.2K 01005 1%	R312_K	ICE19.0
118S00119	1	3.3K 01005 1%	R312_K	ICE19.1
118S0636	1	4.7K 01005 1%	R312_K	ICE19.2

DOMAIN	CONSTRAINT SET	COMMA SEPARATED NET NAMES (WILDCARD SUPPORT EX: DDR*)
P	PWR_100UM	VPMICREF, VFMIC, VOTP

CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN FOR REFERENCE PURPOSE ONLY - NOT A CHANGE REQUEST


# BBPMU ADC TABLES

## REVISION


R311_K	MLB	RF DEV
0.0	PROTO0	0.1
1.2K	PROTO1	1.0
2.2K	PROTO2	2.0
3.3K	PROTO2 V2	2.1
4.7K	EVT	3.0
6.8K	CARRIER	RESERVED
8.2K	DVT	4.0
10K	PVT	5.0
12K		
15K		
18K		
22K		
27K		
33K		
39K		
47K		
56K		
82K		
100K		
120K		
150K		

R312_K	PRODUCT ID	X-CODE
0.0	RFDEV 19.1/2	
1.2K	RFDEV 19.0	
2.2K	ICE19.0 MLB	X1403
3.3K	ICE19.1 MLB	X1368
4.7K	ICE19.2 MLB	X1369
6.8K		
8.2K		
10K		
12K		
15K		
18K		
22K		
27K		
33K		
39K		
47K		
56K		
82K		
100K		
120K		
150K		


HWID TABLE RDAR://36303220




## BBPMU: RAILS (2/2)




BBPMU (1/13)




BBPMU (10/13)




BBPMU (2/13)




BBPMU (3/13)




BBPMU (4/13)




BBPMU (5/13)



BBPMU (6/13)



BBPMU (7/13)




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
138S00884	1	20UF 0.7MM MAX 0402, 6.3V	C400_K, C401_K, C420_K	IC19.0
138S00144	1	26UF 0.65MM MAX 0402, 4V	C400_K, C401_K, C420_K	IC19.1
138S00144	1	26UF 0.65MM MAX 0402, 4V	C400_K, C401_K, C420_K	IC19.2

CLASS DEFINITIONS		COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*		Other options Y/N
CLASS NAME	CONSTRAINT SET	DP NAMES EX: DP_DP_AA*, DP_BB* (LINE STARTS WITH FLAG DP_)		
RF_SHIELD	S	A_DIELECTRIC_2X	VMOD*FB	Y
<b>NET RULE ASSIGNMENT</b>				
CONSTRAINT SET		COMMA SEPARATED NET NAMES (WILDCARD SUPPORT EX: DDR*)		
P	PWR_SHAPE	VMOD*LX, VDD_DIG_0V85, VRF_DIG_0V9		
P	PWR_SHAPE	VRF_MED_1V3, VRF_IO_1V15		
P	PWR_SHAPE	VDD_IO_1V8		
P	PWR_SHAPE	VDD_DRAM_1V8, VFE_LO_1V2, VDE_IP_1V0, VDD_SRAM_0V9, VDD_IO_1V2*		
P	PWR_200UM	VDD_CHP*, VFE_HI_3V15, VFE_MED_1V8		
P	PWR_100UM	VDD_SIM1*, VDD_SIM2*		


CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSE ONLY - NOT A CHANGE REQUEST

# BB: INTERFACE (1/3)


XG766 (8/8)




XG766 (6/8)



XG766 (1/8)



BB EEPROM



CLASS DEFINITIONS		CONSTRAINT SET		CLEAR OVERRIDE Y/N
CLASS NAME	...	DP NAMES EX: DP_DP_AA*, DP_BB*	(LINE STARTS WITH FLAG DP:)	
RF_SHIELD	S	A_DIELECTRIC_2X	PCIE_OBS*, BBPMU_VDIO, BBPMU_VCLK	Y
RFFE_SHIELD	S	A_DIELECTRIC_2X	*RFFE*, *SPMI*, BB_TO_XCVR_DWB*, XCVR_TO_BB_DWB*	Y

CLASS DEFINITIONS		CONSTRAINT SET		CLEAR OVERRIDE Y/N
CLASS NAME	...	DP NAMES EX: DP_DP_AA*, DP_BB*	(LINE STARTS WITH FLAG DP:)	
DIGRF	S	A_DIELECTRIC_2X	90_DIGRF*	Y


CLASS TO CLASS SPACING		
CLASS NAME	CLASS NAME	CONSTRAINT SET
DIGRF	DIGRF	DEFAULT
DIGRF	GND	DEFAULT

CLASS TO CLASS SPACING		
CLASS NAME	CLASS NAME	CONSTRAINT SET
RFFE_SHIELD	RFFE_SHIELD	DEFAULT
RFFE_SHIELD	GND	DEFAULT

NET RULE ASSIGNMENT		COMMA SEPARATED NET NAMES (WILDCARD SUPPORT EX: DDR*)	
P	A_90_OHM_DIFF	90_DIGRF*	
E	DIGRF_DP		90_DIGRF*



CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSE ONLY - NOT A CHANGE REQUEST

## BB: MEMORY & TRACING (2 / 3)




# BB: POWER (3/3)

XG766 (3/8)





XG766 (5/8)




VDD\_AP\_IO = 1.2V

XG766 (4/8)




# XCVR: TRANSMIT & GNSS (1/3)


SMARTI8 (2/9)



SMARTI8 (5/9)



SMARTI8 (8/9)










CLASS TO CLASS SPACING		
CLASS NAME	CLASS NAME	CONSTRAINT SET
50_WIDE	50_WIDE	A_DIELECTRIC_4XV_50_WIDE_SE
50_WIDE	50_THIN	A_DIELECTRIC_4XD_50_WIDE_SE
50_WIDE	50_THIN_UNSHIELDED	A_DIELECTRIC_4XD_50_WIDE_SE
50_THIN	50_THIN	A_DIELECTRIC_4XD_50_THIN_SE
50_THIN	50_THIN_UNSHIELDED	A_DIELECTRIC_4XD_50_THIN_SE
50_THIN_UNSHIELDED	50_THIN_UNSHIELDED	A_DIELECTRIC_2X

DOMAIN P.P.B.	NET RULE ASSIGNMENT	
	CONSTRAINT SET	COMMA SEPARATED NET NAMES (WILDCARD SUPPORT EX: DDR*)
P	A_50_THIN_SE	50_XCVR*
P	GENERIC_DP	50_ET*
E	GENERIC_DP	50_ET*

CLASS DEFINITIONS		COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*		CLEAR OVERRIDE Y/N
CLASS NAME	CONSTRAINT SET	DP NAMES EX: DP:DP_AA,DP_BB* (LINE STARTS WITH FLAG DP:)	DP NAMES EX: DP:DP_AA,DP_BB* (LINE STARTS WITH FLAG DP:)	
50_THIN_UNSHIELDED	S	A_DIELECTRIC_2X	50_XCVR_TXO_LB2, 50_XCVR_TXO_MB2	Y
50_THIN	S	A_DIELECTRIC_2X	50_XCVR_TXO_HB, 50_XCVR_TXO_LB1, 50_XCVR_TXO_MB1	Y
50_THIN	S	A_DIELECTRIC_2X	50_XCVR_TXO_MB3	Y
50_THIN	S	A_DIELECTRIC_2X	50_XCVR_TX1*, 50_XCVR_FBR*	Y
RF_SHIELD	S	A_DIELECTRIC_2X	50_FT*	Y
GENERIC_DP	P	GENERIC_DP	DP:DP_50_ET*	Y


CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSE ONLY - NOT A CHANGE REQUEST

# XCVR : INTERFACE & PWR ( 2 / 3 )




# XCVR : PRIMARY DIVERSITY RX ( 3 / 3 )

SMARTI8 PRX (1/9)



SMARTI8 DRX (9 /



DOMAIN (E,P,S)	NET RULE ASSIGNMENT	
	CONSTRAINT SET	COMMA SEPARATED NET NAMES (WILDCARD SUPPORT EX: DDR* )
P	A 50 THIN SE	50 IAA TO XCVR*

CLASS DEFINITIONS		COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*	
CLASS NAME	DOMAIN E.P.S	CONSTRAINT SET	DP NAMES EX: DP:DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP:)
50_THIN_UNSHIELDED	S	A_DIELECTRIC_2X	50_LAA_TO_XCVR*
50_THIN	S	A_DIELECTRIC_2X	50_XCVR_RX2_*, 50_XCVR_RX10*
50_THIN	S	A_DIELECTRIC_2X	50_XCVR_RX13*, 50_XCVR_RX14*
50_THIN_UNSHIELDED	S	A_DIELECTRIC_2X	50_XCVR_RX6*, 50_XCVR_RX7*, 50_XCVR_RX8*
50_THIN_UNSHIELDED	S	A_DIELECTRIC_2X	50_XCVR_RX9*, 50_XCVR_RX11*, 50_XCVR_RX12*
50_THIN	S	A_DIELECTRIC_2X	50_XCVR_RD10*
50_THIN_UNSHIELDED	S	A_DIELECTRIC_2X	50_XCVR_RD1_*, 50_XCVR_RD3*, 50_XCVR_RD4*
50_THIN_UNSHIELDED	S	A_DIELECTRIC_2X	50_XCVR_RD5*, 50_XCVR_RD6*, 50_XCVR_RD7*
50_THIN_UNSHIELDED	S	A_DIELECTRIC_2X	50_XCVR_RD8*, 50_XCVR_RD9*

CONFIDENTIAL AND PROPRIETARY APPLE SYSTEM DESIGN. FOR REFERENCE PURPOSE ONLY - NOT A CHANGE REQUEST.

# ET MODULATOR

D

C

B


A

D

C



B

A



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
152S00811	1	2.2UH 2012 20% 1.0MM	L1201_K	ICE19.0
152S00882	1	2.2UH 2012 20% 0.8MM	L1201_K	ICE19.1
152S00882	1	2.2UH 2012 20% 0.8MM	L1201_K	ICE19.2
152S00811	1	2.2UH 2012 20% 1.0MM	L1202_K	ICE19.0
152S00882	1	2.2UH 2012 20% 0.8MM	L1202_K	ICE19.1
152S00882	1	2.2UH 2012 20% 0.8MM	L1202_K	ICE19.2
152S00750	1	2.2UH 1608 20% 0.8MM	L1205_K	ICE19.0
152S00750	1	2.2UH 1608 20% 0.8MM	L1205_K	ICE19.1
152S00750	1	2.2UH 1608 20% 0.8MM	L1205_K	ICE19.2
131S00382	1	5.6PF 01005	C1251_K	ICE19.0

USID=0XC





1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.  
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.  
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD
7	0017939155	ENGINEERING RELEASED	DATE 2019-05-28

# WIFI\_MLB (GODFATHER)

LAST\_MODIFICATION=Tue May 28 17:48:01 2019

PAGE CSA CONTENTS

SYNC

DATE

42 1 WIFI: TABLE OF CONTENTS  
WIFI: TABLE OF CONTENTS

43 2 GODFATHER 05/08/2018


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
131S0598	1	CAP,CER,COG,1.2PF,16V,01005	C230_W	WIFI.0
131S00030	1	CAP,CER,COG,0.4PF,16V,01005	C231_W	WIFI.0
131S0598	1	CAP,CER,COG,1.2PF,16V,01005	C243_W	WIFI.0
131S00030	1	CAP,CER,COG,0.4PF,16V,01005	C244_W	WIFI.0
152S00498	1	IND,FILM,0.4NH,1000MA,,01005	R233_W	WIFI.0
152S00496	1	IND,FILM,0.6NH,950MA,01005	R235_W	WIFI.0
152S00500	1	IND,FILM,2.6NH,450MA,01005	R237_W	WIFI.0
152S00500	1	IND,FILM,2.6NH,450MA,,01005	R238_W	WIFI.0

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
131S0648	1	CAP,CER,COG,0.3PF,16V,01005	C230_W	WIFI.X
131S0893	1	CAP,CER,COG,0.2PF,16V,01005	C231_W	WIFI.X
131S00030	1	CAP,CER,COG,0.4PF,16V,01005	C243_W	WIFI.X
117S0161	1	RES,MF,0 OHM,1/32W,01005	R233_W	WIFI.X
117S0161	1	RES,MF,0 OHM,1/32W,01005	R235_W	WIFI.X
152S00416	1	IND,FILM,1.2NH,800MA,01005	R237_W	WIFI.X
152S00492	1	IND,FILM,1.0NH,01005	R238_W	WIFI.X

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
339S00648	339S00647	ALT_PARTS	U_WLAN_W	WIFI,GODFATHER,ES4.5

## WLAN SYMBOL IO PORTS


### POWER




### CONTROL




### CLOCKS




### WLAN PCIE




### R1




### AOP




### COEX




### ANTENNA



### NFC



### SPMI



### BOT\_SPK



SCHEMATIC APN: 951-08430

# WIFI / BT

D

D

C


C

B

B

A

A



1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.  
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.  
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
7	0017939155	ENGINEERING RELEASED	2019-05-28

# LAA\_WIFI (GODFATHER)

LAST\_MODIFICATION=Tue May 28 17:48:01 2019

PAGE CSA	CONTENTS	SYNC	DATE
44	1 FEM MODULES		05/08/2018
45	2 FEM MODULES		05/08/2018

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
152S00492	1	IND,FILM,1.0NH,900MA,01005	R362_W	WIFI.0
152S00498	1	IND,FILM,0.4NH,1000MA,01005	R363_W	WIFI.0
152S00498	1	IND,FILM,0.4NH,1000MA,01005	R372_W	WIFI.0
152S00496	1	IND,FILM,0.6NH,950MA,01005	R373_W	WIFI.0
131S0648	1	CAP,CER,COG,0.3PF,16V,01005	C361_W	WIFI.0

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
152S00419	1	IND,FILM,1.1NH,01005	R362_W	WIFI.X
117S0161	1	RES,MP,0 OHM,1/32W,01005	R363_W	WIFI.X
117S0161	1	RES,MP,0 OHM,1/32W,01005	R372_W	WIFI.X
117S0161	1	RES,MP,0 OHM,1/32W,01005	R373_W	WIFI.X
131S0893	1	CAP,CER,COG,0.2PF,16V,01005	C361_W	WIFI.X


DIGITAL  
BOARD  
ESQUEMAS DIGITALES

SCHEMATIC APN: 951-08431


LAA	
45 13	50 WLAN A TX0
45 13	50 WLAN A RX0 LAA
45 13	50 WLAN A TX1
45 13	50 WLAN A RX1 LAA
45 13	50H2 C0 VDET
45 13	5GHZ C1 VDET
45 13	RFA0_SW_CTRL0
45 13	RFA0_SW_CTRL1
45 13	RFA0_SW_CTRL2
45 13	RFA1_SW_CTRL0
45 13	RFA1_SW_CTRL1
45 13	RFA1_SW_CTRL2
45 13	50 LAA TO R1
45 13	R1 TO BB_LAA_SW_CTRL

# FEM MODULES

STUFF ONLY FOR VENDOR CONFIG



## 5GHZ UAT FEED



NET RULE ASSIGNMENT		
DOMAIN	CONSTRAINT SET	COMMA SEPARATED NET NAMES (WILDCARD SUPPORT EX: DDR*)
P	PWR_100UM	PP1V8_UAT_FEM_LNA, PP1V8_LAT_FEM_LNA, RFFE_*VIO, PP_1V8_VIO_LAA*
CLASS DEFINITIONS	CONSTRAINT SET	COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*
CLASS NAME	CLASS NAME	DP NAMES EX: DP.DP_AA*, DP_BB* (LINE STARTS WITH FLAG DP:)
WLAN_SHIELD	S	A_DIELECTRIC_2X RFAO_SW*, RFA1_SW*
RF_SHIELD	S	A_DIELECTRIC_2X *R1_TO_BB_LAA_SW*, 5GHZ_C*
50_THIN	S	A_DIELECTRIC_2X 50_WLAN_A*
50_WIDE	S	A_DIELECTRIC_2X_50_WIDE_SE 50_LAA_TO_ANT_LAT
50_THIN_UNSHIELDED	S	A_DIELECTRIC_2X 50_LAA_TO_XCVR*

NET RULE ASSIGNMENT		
DOMAIN	CONSTRAINT SET	COMMA SEPARATED NET NAMES (WILDCARD SUPPORT EX: DDR*)
P	A_50_THIN_SE	50_WLAN_A*, 50_LAA_TO_XCVR*
P	A_50_WIDE_SE	50_LAA_TO_ANT_LAT

CLASS TO CLASS SPACING		
CLASS NAME	CLASS NAME	CONSTRAINT SET
WLAN_SHIELD	WLAN_SHIELD	DEFAULT
WLAN_SHIELD	GND	DEFAULT

STUFF ONLY FOR VENDOR CONFIG



## 5GHZ LAT FEED

