





USE CASE	scenario-1	scenario-2	UOR	scenario-3
LO	LO	LO	LPDRS	follows LPDRS Ref SCH
LO	LO	HI	N/A	N/A
HI	LO	LO	LPDRS	follows LPDRS Ref SCH




Thermistor to sense Board temperature

1. NBT terminals keep a distance about 0-8 mm away from AP and far from other heat sources 10 mm at least.
2. The distance to the shortest distance from package edge to edge.



ONTIM Technologies Ltd		
Title	MDR	Rev
Facility	MDR	Rev
Date	17/01/2018	Page 1 of 1




Schematic design notice of "20_POWER_MT6357_Buck"

Note 20-1: C2040, please choose 0402 size

Note 20-2: PMIC Part number notice for MT6765B201 platform

PMIC	MT6765B201
MT6765B201	MT6765B201
MT6765B201	MT6765B201



Schematic design notice of "21_POWER_MT6357_LDO"

Note 21-1: If these power trace can meet LDO layout constraint, these CAP can be NC or remove. Please refer to MT6357 design notice

Note 21-2: Output cap value please follow MT6357/PMIC LDO design notice


Note 21-3: Set Buck RCM option

PMIC	MT6765B201
MT6765B201	MT6765B201
MT6765B201	MT6765B201

Note 21-4: Please set S0405 and S0407 close to C433, making star connection among VIO18_P, AVDD18_SOC, and EM_VDD1 near to LDO cap. C433

Please also refer to MT6357 design notice for further detail design information

Note 21-5: Please correct VSD_LDO (V15) to VSD1_PMU if voltage applied to VCAMD(E17) >= 1.3 V



Schematic design notice of "22_POWER_MT6357_IP"

Note 22-1: Please implement 2023 & 2016 Slew Rate PMIC PCB co-layout. Please refer to MT6765B201 Co-Design Notice for co-layout guide


Note 22-2: 1. Please Connect P1 and P2 to GND and then to GND

2. Please Connect C2040 (GND) to main GND by independent L1-2 GND via.; L20400 connect through L1 GND

Note 22-3: Lat Routing if disable TCMEMORY function

Note 22-4: Please follow MT6762/MT6357 Co-Design Notice for Layout guide of VALX18, then B611 can use 0.2mm to replace B620

Note 22-5: Please connect to battery connector



1. AVDD18_AVD is connected to GND in very short trace

2. AVDD18_AVD is connected to the single cap of AVDD18_AVD and AV_V18N with 0mm trace respectively

[illegible][illegible][illegible]

Figure 1: Schematic diagram of the proposed 100-Gbit/s 16-QAM transmitter. The diagram shows a 100-Gbit/s NRZ signal entering a 100-Gbit/s NRZ-to-16-QAM converter. The converter's output is split into two paths: a data path and a clock path. The data path goes through a 100-Gbit/s NRZ-to-16-QAM converter, then a 100-Gbit/s NRZ-to-16-QAM converter, and finally a 100-Gbit/s NRZ-to-16-QAM converter. The clock path goes through a 100-Gbit/s NRZ-to-16-QAM converter, then a 100-Gbit/s NRZ-to-16-QAM converter, and finally a 100-Gbit/s NRZ-to-16-QAM converter. The outputs are labeled 100-Gbit/s NRZ and 100-Gbit/s NRZ. The diagram also shows a 100-Gbit/s NRZ-to-16-QAM converter and a 100-Gbit/s NRZ-to-16-QAM converter. The diagram is labeled 'Schematic diagram of the proposed 100-Gbit/s 16-QAM transmitter'.


The schematic diagram illustrates the proposed 10T1S1R1C1 architecture. It features a central 10T1S1R1C1 block with multiple inputs and outputs. The inputs include $DATA_{IN}[0:15]$, $DATA_{IN}[16:31]$, $DATA_{IN}[32:47]$, $DATA_{IN}[48:63]$, $DATA_{IN}[64:79]$, $DATA_{IN}[80:95]$, $DATA_{IN}[96:111]$, $DATA_{IN}[112:127]$, $DATA_{IN}[128:143]$, $DATA_{IN}[144:159]$, $DATA_{IN}[160:175]$, $DATA_{IN}[176:191]$, $DATA_{IN}[192:207]$, $DATA_{IN}[208:223]$, $DATA_{IN}[224:239]$, $DATA_{IN}[240:255]$, $DATA_{IN}[256:271]$, $DATA_{IN}[272:287]$, $DATA_{IN}[288:303]$, $DATA_{IN}[304:319]$, $DATA_{IN}[320:335]$, $DATA_{IN}[336:351]$, $DATA_{IN}[352:367]$, $DATA_{IN}[368:383]$, $DATA_{IN}[384:399]$, $DATA_{IN}[400:415]$, $DATA_{IN}[416:431]$, $DATA_{IN}[432:447]$, $DATA_{IN}[448:463]$, $DATA_{IN}[464:479]$, $DATA_{IN}[480:495]$, $DATA_{IN}[496:511]$, $DATA_{IN}[512:527]$, $DATA_{IN}[528:543]$, $DATA_{IN}[544:559]$, $DATA_{IN}[560:575]$, $DATA_{IN}[576:591]$, $DATA_{IN}[592:607]$, $DATA_{IN}[608:623]$, $DATA_{IN}[624:639]$, $DATA_{IN}[640:655]$, $DATA_{IN}[656:671]$, $DATA_{IN}[672:687]$, $DATA_{IN}[688:703]$, $DATA_{IN}[704:719]$, $DATA_{IN}[720:735]$, $DATA_{IN}[736:751]$, $DATA_{IN}[752:767]$, $DATA_{IN}[768:783]$, $DATA_{IN}[784:799]$, $DATA_{IN}[800:815]$, $DATA_{IN}[816:831]$, $DATA_{IN}[832:847]$, $DATA_{IN}[848:863]$, $DATA_{IN}[864:879]$, $DATA_{IN}[880:895]$, $DATA_{IN}[896:911]$, $DATA_{IN}[912:927]$, $DATA_{IN}[928:943]$, $DATA_{IN}[944:959]$, $DATA_{IN}[960:975]$, $DATA_{IN}[976:991]$, $DATA_{IN}[992:1007]$, $DATA_{IN}[1008:1023]$, $DATA_{IN}[1024:1039]$, $DATA_{IN}[1040:1055]$, $DATA_{IN}[1056:1071]$, $DATA_{IN}[1072:1087]$, $DATA_{IN}[1088:1103]$, $DATA_{IN}[1104:1119]$, $DATA_{IN}[1120:1135]$, $DATA_{IN}[1136:1151]$, $DATA_{IN}[1152:1167]$, $DATA_{IN}[1168:1183]$, $DATA_{IN}[1184:1199]$, $DATA_{IN}[1200:1215]$, $DATA_{IN}[1216:1231]$, $DATA_{IN}[1232:1247]$, $DATA_{IN}[1248:1263]$, $DATA_{IN}[1264:1279]$, $DATA_{IN}[1280:1295]$, $DATA_{IN}[1296:1311]$, $DATA_{IN}[1312:1327]$, $DATA_{IN}[1328:1343]$, $DATA_{IN}[1344:1359]$, $DATA_{IN}[1360:1375]$, $DATA_{IN}[1376:1391]$, $DATA_{IN}[1392:1407]$, $DATA_{IN}[1408:1423]$, $DATA_{IN}[1424:1439]$, $DATA_{IN}[1440:1455]$, $DATA_{IN}[1456:1471]$, $DATA_{IN}[1472:1487]$, $DATA_{IN}[1488:1503]$, $DATA_{IN}[1504:1519]$, $DATA_{IN}[1520:1535]$, $DATA_{IN}[1536:1551]$, $DATA_{IN}[1552:1567]$, $DATA_{IN}[1568:1583]$, $DATA_{IN}[1584:1599]$, $DATA_{IN}[1600:1615]$, $DATA_{IN}[1616:1631]$, $DATA_{IN}[1632:1647]$, $DATA_{IN}[1648:1663]$, $DATA_{IN}[1664:1679]$, $DATA_{IN}[1680:1695]$, $DATA_{IN}[1696:1711]$, $DATA_{IN}[1712:1727]$, $DATA_{IN}[1728:1743]$, $DATA_{IN}[1744:1759]$, $DATA_{IN}[1760:1775]$, $DATA_{IN}[1776:1791]$, $DATA_{IN}[1792:1807]$, $DATA_{IN}[1808:1823]$, $DATA_{IN}[1824:1839]$, $DATA_{IN}[1840:1855]$, $DATA_{IN}[1856:1871]$, $DATA_{IN}[1872:1887]$, $DATA_{IN}[1888:1903]$, $DATA_{IN}[1904:1919]$, $DATA_{IN}[1920:1935]$, $DATA_{IN}[1936:1951]$, $DATA_{IN}[1952:1967]$, $DATA_{IN}[1968:1983]$, $DATA_{IN}[1984:1999]$, $DATA_{IN}[2000:2015]$, $DATA_{IN}[2016:2031]$, $DATA_{IN}[2032:2047]$, $DATA_{IN}[2048:2063]$, $DATA_{IN}[2064:2079]$, $DATA_{IN}[2080:2095]$, $DATA_{IN}[2096:2111]$, $DATA_{IN}[2112:2127]$, $DATA_{IN}[2128:2143]$, $DATA_{IN}[2144:2159]$, $DATA_{IN}[2160:2175]$, $DATA_{IN}[2176:2191]$, $DATA_{IN}[2192:2207]$, $DATA_{IN}[2208:2223]$, $DATA_{IN}[2224:2239]$, $DATA_{IN}[2240:2255]$, $DATA_{IN}[2256:2271]$, $DATA_{IN}[2272:2287]$, $DATA_{IN}[2288:2303]$, $DATA_{IN}[2304:2319]$, $DATA_{IN}[2320:2335]$, $DATA_{IN}[2336:2351]$, $DATA_{IN}[2352:2367]$, $DATA_{IN}[2368:2383]$, $DATA_{IN}[2384:2399]$, $DATA_{IN}[2400:2415]$, $DATA_{IN}[2416:2431]$, $DATA_{IN}[2432:2447]$, $DATA_{IN}[2448:2463]$, $DATA_{IN}[2464:2479]$, $DATA_{IN}[2480:2495]$, $DATA_{IN}[2496:2511]$, $DATA_{IN}[2512:2527]$, $DATA_{IN}[2528:2543]$, $DATA_{IN}[2544:2559]$, $DATA_{IN}[2560:2575]$, $DATA_{IN}[2576:2591]$, $DATA_{IN}[2592:2607]$, $DATA_{IN}[2608:2623]$, $DATA_{IN}[2624:2639]$, $DATA_{IN}[2640:2655]$, $DATA_{IN}[2656:2671]$, $DATA_{IN}[2672:2687]$, $DATA_{IN}[2688:2703]$, $DATA_{IN}[2704:2719]$, $DATA_{IN}[2720:2735]$, $DATA_{IN}[2736:2751]$, $DATA_{IN}[2752:2767]$, $DATA_{IN}[2768:2783]$, $DATA_{IN}[2784:2799]$, $DATA_{IN}[2800:2815]$, $DATA_{IN}[2816:2831]$, $DATA_{IN}[2832:2847]$, $DATA_{IN}[2848:2863]$, $DATA_{IN}[2864:2879]$, $DATA_{IN}[2880:2895]$, $DATA_{IN}[2896:2911]$, $DATA_{IN}[2912:2927]$, $DATA_{IN}[2928:2943]$, $DATA_{IN}[2944:2959]$, $DATA_{IN}[2960:2975]$, $DATA_{IN}[2976:2991]$, $DATA_{IN}[2992:3007]$, $DATA_{IN}[3008:3023]$, $DATA_{IN}[3024:3039]$, $DATA_{IN}[3040:3055]$, $DATA_{IN}[3056:3071]$, $DATA_{IN}[3072:3087]$, $DATA_{IN}[3088:3103]$, $DATA_{IN}[3104:3119]$, $DATA_{IN}[3120:3135]$, $DATA_{IN}[3136:3151]$, $DATA_{IN}[3152:3167]$, $DATA_{IN}[3168:3183]$, $DATA_{IN}[3184:3199]$, $DATA_{IN}[3200:3215]$, $DATA_{IN}[3216:3231]$, $DATA_{IN}[3232:3247]$, $DATA_{IN}[3248:3263]$, $DATA_{IN}[3264:3279]$, $DATA_{IN}[3280:3295]$, $DATA_{IN}[3296:3311]$, $DATA_{IN}[3312:3327]$, $DATA_{IN}[3328:3343]$, $DATA_{IN}[3344:3359]$, $DATA_{IN}[3360:3375]$, $DATA_{IN}[3376:3391]$, $DATA_{IN}[3392:3407]$, $DATA_{IN}[3408:34$

[illegible]


The diagram illustrates a 10-bit signed multiplier architecture. It takes two 10-bit signed inputs, A and B. Input A is partitioned into a high-order 6-bit segment (A[9:4]) and a low-order 4-bit segment (A[3:0]). Similarly, input B is partitioned into B[9:4] and B[3:0]. The architecture employs four 4-bit signed multipliers (M4) and a 10-bit signed adder (A10). The multipliers process the bit pairs (A[9:4], B[3:0]), (A[8:3], B[3:0]), (A[7:2], B[3:0]), and (A[6:1], B[3:0]). Their outputs are then summed using the A10 adder to produce the final 20-bit signed result Y[19:0].

[illegible]


Handset 2nd Microphone




SPEAKER base M3901-P 0626




Earphone Audio base M3901-P 0626




EAR PIECE





Earphone MICPHONE






BATTERY CONNECTOR




Dual CAM
Rear-Main-AF Camera 13M RST0 MCLK0 I2C2

Rear camera SHMTECH45MCLK0X03-FGX3 I2C address: (Write:0x20, Read:0x21)
AF driver vcca I2C address: (Write:0x00, Read:0x01)




Dual CAM
Rear-Slave-FF Camera 2M Macro RST3 MCLK3 I2C4 PWDN3

Rear camera (Shin image)ST-DNAKSTFF-V1 I2C address: (Write:0x20, Read:0x21)





Single CAM
POWN2 MCLK2 I2C2

Main Camera 48M
I2C address:0x20(W),0x21(R)
I2C driver IC: 0x18(W),0x19(R)
I2C EEPROM 0xB0(W),0xB1(R)




Front-FF-5M Camera RST1 MCLK1 I2C4

Front camera (Shin image) I2C address: (Write:0x20, Read:0x21)








Category	Value
Part	SHMTECH45MCLK0X03-FGX3
Rev	1.0
File Name	SHMTECH45MCLK0X03-FGX3
Page	1


LCM Connector



GT1151 I2C address: 0X5D (Write:0xBA, Read:0xBB)
or 0x14 (Write:0x28, Read:0x29)



SIM and TF




KEY base M3901-P 0626

Volume Up : HOME Key / OND
Volume Down : RPTCL F10ND
DO NOT put pull-up resistor on PWRKEY


DOUBLE KEY




POWER KEY





Volume Down




Volume Up




LCM Connector





OVP




USB Test point






KEY Test point





BATTERY Test point











Test point














B8 DRX



B41 DRX



B5 DRX



B40 DRX

RF Drx

