



Project : MT6769T LPDDR4x Internal
REF_SCH TOP LEVEL




MT6769T (SBS)




Date Category Item
2020 /6/3

Schematic design notice of "10_BB_POWER_PDN" page:



- Note 10-1:** Differential pair of DVDD_GPU remote sense must be close to BB's ball.
Remote sense trace with GND shielding to PMIC (Differential)
- Note 10-2:** Differential pair of DVDD_PROC remote sense must be close to BB's ball.
Remote sense trace with GND shielding to PMIC (Differential)
- Note 10-3:** Differential pair of DVDD_MODEM remote sense must be close to BB's ball.
Remote sense trace with GND shielding to PMIC (Differential)
- Note 10-4:** Differential pair of DVDD_CORE remote sense must be close to BB's ball.
Remote sense trace with GND shielding to PMIC (Differential)



MT6768-SBS



Schematic design notice of "11_BB_POWER_IO" page:

Note 11-1: C412 closed DVDD18_MSDC0 150mil

Note 11-2: C413 closed DVDD18_MSDC1 150mil
C414 closed DVDD28_MSDC1 150mil



Schematic design notice of "12_BB_1" page

Note 12-1: PWRAP_SPI0_CS0" and "AUD_DAT_MOSI0" are bootstrap pins to select which interface will be the JTAG pin out.

PWRAP_SPI0_CSN	AUD_DAT_MOSIO	JTAG Function	
default=PU	default=PD	AP_JTAG	MD_JTAG
HI	LO	N/A	N/A
HI	HI (by ext. PU)	SPI0 + EINT8	SPI2 + SPI3
LO (by ext. PD)	LO	SPI0 + EINT8	N/A
LO (by ext. PD)	HI (by ext. PU)	N/A	N/A

Note 12-2: To shunt a 1uF capacitor in the AUXIN ADC input to prevent noise coupling. It should be placed as close to BB as possible. Connect the unused AUX ADC Input to GND.


Note 12-3: The de-coupling cap. for REFP (AJ18 ball) have to be placed as close to BB as possible


Note 12-4: HW pin for DDR type feature in bootstrap (refer to BB HW design Notice)

AUD_SYNC_MISO default=PD	AUD_CLK_MISO default=PD	CAM_PDN3 default=PD	PMIC 6358 voltage VDRAM1 / VDRAM2	DDR Type DDR
No ext. pull	No ext. pull	No ext. pull	1.125v / 0.6v	LP4X eMCP
No ext. pull	12K pull to VIO18	No ext. pull	OFF / 1.8v	Reserved
12K pull to VIO18	No ext. pull	No ext. pull	1.225v / OFF	LP3 eMCP
12K pull to VIO18	12K pull to VIO18	No ext. pull	1.125v / 1.8v	Reserved

Note 12-5:

Charger must have D+/D- pin for charger type USB detection.
Charger must have at least 500mA USB current for All charger type.







Schematic design notice of "14_BB_3" page.

Note 14-1: R701 please select 60.4 ohm (1%) resistor

<Core Design>	
Title	MEDIATEK
Size	C
Date	Friday, July 23, 2021
Sheet	7 of 32
MTK Confidential	







Schematic design notice of "21_POWER_MT6358-LDO" page.




Note 21-1: Please set SH2101 close to C2132, making star connection between VIO18_PMU and AVDD18_SOC near to LDO cap. C2132

Please also refer to MT6358 design notice for further detail design information

Note 21-2: If these power trace can meet LDO layout constraint, these CAP can be NC or removed.
 Please refer to MT6358 design notice.









Schematic design notice of "24_POWER_MT6358_Clock"

Note 24-1: Please follow MT6768_MT6358 Co-Clock Design Notice for Layout guide of VAUX18, then R8101 can use 0 ohm to replace BEAD.




CC logic




SGM41512 I2C slave address :0X6B


Switching Charger Power Path




Battery Connector




OVP



SUB MIC




RECEIVER




shortdot-14

Earphone Microphone




I2C slave address :0x34




Smart PA


Audio PA兼容焊盘设计




MIAN MIC




Flash LED Driver




FLASH LED



Charger indicator




Thermistor to sense AP temperature




Thermistor to sense charge temperature


1. NTC2001 must keep a distance about 6~8 mm away from AP and far from other heat sources 10 mm at least.
2. The distance is the shortest distance from package edge to edge.






RF ADC SKU




HWID






Title		<Title>	
Size D	Document Number <doc>	Rev	<Rev>
Date	Friday, July 25, 2003	Expiry	21
		of	40




Main Camera 50M

12C地址 芯片 0x4401(M)/0x4401(R)
12C地址 Driver IC 0xA2B(M)/0xA2B(R)
12C地址 EEPROM IC 0x5BBB(M)/0x5BBB(R)
-->P22 Slave Activation--




Macro Camera 2M


12C地址 芯片 0x4401(M)/0x4401(R)
12C地址 Driver IC 0xA2B(M)/0xA2B(R)
12C地址 EEPROM IC 0x5BBB(M)/0x5BBB(R)
S/A




Wide CAMERA 8M



8M AVDD




13M AVDD



13M

FRONT CAMERA 13MP

12C地址 芯片 0x4401(M)/0x4401(R)
12C地址 Driver IC 0xA2B(M)/0xA2B(R)
12C地址 EEPROM IC 0x5BBB(M)/0x5BBB(R)




MIPI SW2


FRONT CAMERA

2M Macro






A+GYRO






FP


MMC5603NWL I2C slave address :0X30






M SENSOR






P/L SENSOR






屏蔽盖









Sub Connector


10V 3A / 5V 2A


























Title		Amman		
Size C		Document Number RF_MT6177M_Pin_Out		
0.1	5.5	11.20.2021	100	10




Note:
Reserve one tuning cap. For PMIC VPA total cap requirement,
the total cap at RF side should be in 6.2uF +/-10%.










Note 51-1: For R3808 size, please select Q402 size or larger one.


Note 51-2: Please refer to MT6765 Baseband design notice for VCN33 LDO selection guide.

Note 51-3: If WiFi 5G not support, connect pin 34(WE_RF_5G) to GND

Note 51-4: Pin 36 (AVDD28, EM) must be connected to VCN28_csys if EM not supported.

PWMIC Rail	Pin Name	Pin Number	Peak current at pin(mA)
1.3V_RPA	V0013_BT_BB_WL	26	120
	V0013_WL_SYNTH_CHD	46	40
	V0013_BT_SYNTH	5	15
	V0011D_PMM	43	20
	V0013_FM	12	15
	V0013_BT_FM_BBPLL	4	10
3.3V_CH0	V0013_BT_PMM	29	20
	V0033_WL_CH0	55	450
	V0033_WL_SCPA_DRV_CH0	61	70
	V0033_WL_BT_DRV_CH0	34	65
	V0033_FM_DLDO	71	5
	V0033_FMM	2	1
1.8V_IO	V0018_IO	56	15
1.8V_XO	V0018_XTAL	32	60





D

