


1.


8b-256 WL decoder design for an SRAM array.

Q.1.) (i) 8b-256 WL
8 input lines
256 output lines



Replica count
RC of address input = 2
(8 inputs)

ii) Fanout factor = $\frac{RC \text{ of given gate}}{RC \text{ of driver}}$



fanout at each stage.

iii) $C_{LOAD} = (C_{pass \text{ gate}} + C_{WL}) \times 256$

$C_{LOAD} = (120 + 55) \text{ pf} \times 256$




$= 0.175 \times 256 = 44.8$


Per gate $C = \frac{120}{\text{fanout}} = \frac{120}{4} = 30 \text{ fms.}$

$\frac{44.8}{0.030} = 1493.3 \approx 1494 \text{ fms.}$

$C_{load} = 1494 \text{ fms.}$


SCHEMATIC DESIGN. Broke down the schematic in multiple screenshots for visibility.





2. Sizing calculations

Q2.)



$$S_6 = 373.5 \quad (C_{in} = 1494)$$

$$P \cdot N = 187$$

$$S_5 = C_{in} = \frac{373.5}{4} = 93.37 = P + N$$

$$P \cdot 31.12 \approx 31$$

$$2P = N \quad \therefore N = 62$$

$$S_4 = C_{in} = 373.48$$

$$P = N = 187$$

$$S_3 = \frac{373.48}{4} = 93.37 = P + N$$

$$2P = N$$

$$P = 31; N = 62$$

$$S_2 : C_{in} = \frac{93.37 \times 4}{4}$$

$$P = N = 47$$

$$S_1 : C_{in} = \frac{93.37}{4} = 23.34 = P + N$$

$$2P = N$$

$$P = 7.78 \approx 8, N = 16$$

3.




Figure 1 Simulation for Q1 schematic





Figure 2 Power for Q1 schematic

4.

Q4) Increasing fan in



$$S_2 : C_{in} = \frac{1494}{4} = 373.5$$

$$I_{nw} : P = N = 187$$

$$AND : P + N = \frac{373.5}{4} = 93.37$$

$$2P = N \rightarrow P = 31, N = 62$$

$$S_1 : C_{in} = \frac{373.5 \times 93.37}{4} = 373.48$$



$$I_{nw} = P = N = 187$$



$$AND = P + N = \frac{373.48}{4} = 93.37$$

$$4P = N$$

$$P = 18.6 \approx 19$$

$$N = 76$$





E average(IT("/V0/MINUS"))*0.7)	
Expression	Value
1 average(IT("/V0/...	111.6E-3

Figure 3 Power consumption

Expression	
Expression	Value
1 delay(?wf1 VT("/...	-49.65E-9

Figure 4 Delay

5.

Expression	Value
average(IT("/V0/...	128.9E-3

From the simulation and graph, the average power is calculated using the AVERAGE function from the calculator. (Q1 schematic)




Figure 5 Current waveform of schematic in Q1

6. To resolve or minimize glitches caused by unequal arrival times of input waveforms in downstream decode stages for a low power design,

- The signal paths should have equal length to synchronize signal arrival.
- Symmetric design/ layout can help minimise delay.
- Buffer insertion for signal synchronization.

7.




Figure 6 Current waveform of schematic in Q1




Figure 7 Current waveform of 4-input AND 8b decoder (Q4 schematic)