Q.1


```
0)
   a) Final load = 500 x Cin
Total Jan Out = 500 x Cin/Cin
                                             =500
Min total delay 1 = 500 (15)
    f= 506 Y7) = 2.43
      f stage has input capacitance of 500 x 2 fins/2.43 = 411.52
  Since it's an iverter
          206 fins for NFCt & Pget
Stage e : P=3N, P+N (P=128; N=43)


Stage d : P=17:5, N=54

Stage C : P=N=15


Stage b : P=34 N=16.66=17

Stage a : P=7, N=14
 Stage 1:
                      p=N= 5
```






Input to output: 1.578E-9



One with sizing: 88.18E-12

So it takes lesser time

every stage



Input to output = 88.18E-12

1 to output = 80.75E-12

A to output = 68.33E-12


B to output = 54.68E-12


C to output = 46.85E-12


D to output = 37.35E-12

E to output = 26.62E-12

A)








Delay:


A to X: 12.5E-9


B to X: 2.533E-12


A to Y: 5.0E-9

B to Y: 2.503E-9









A to X: 22.28E-12

B to X: 34.67E-12

A to Y: 24.24E-12

B to Y: 35.52E-12