CSE 331 Computer Organization Homework 2 Hamza Yoğurtcuoğlu - 171044086 10 October , 2018

module four_to_one_mux(mux_output,a,b,c,d,selector_one,selector_two)

This mux is needed for Opcode0.1 that needs each 32 bits. There are four input and 2 selector inputs and 1 output.

module two_to_one_mux (mux_output,a,b,selector)

This module is used Opcode2 and rightshift and leftshift. There are 2 input and 1 selector input and 1 output.

module alu32 (R,S,A,B,zerocontrol,overflow,

zerocontrolSub, overflowSub, zerocontrolRight, zerocontrolLeft, zerocontrolNor, zerocontrolAnd, zerocontrolOr, zerocontrolXor)

All other models are called in here. There are 64 mux (4:1) for opcode1,0 and 32 mux (2:1) for opcode2. Because we create a result according of selector opcodes.

module and_A_B (and_A_B, A, B,zerocontrolAnd)

32 bit A and 32 bit B are operating with and gates.

module or_A_B (or_A_B, A, B,zerocontrolOr)

32 bit A and 32 bit B are operating with or gates.

module full_adder(sum,cin_plus_one,cin,a,b)

This module is just for 1 bit add. Im using for sub, add instractions.

module add_A_B(add_R,A,B,zerocontrol,overflow)

Each carry out bit and A and B bit are added by full_adder module. We can check overflow and Implementation of zero.

module xor_A_B(xor_R , A , B,zerocontrolXor)

32 bit A and 32 bit B are operating with xor gates.

module sub_A_B(sub_R,A,B,zerocontrolSub,overflowSub)

Firstly, We are getting two complement's of B number. Then Each carry out bit and A and B bit are added by full_adder module. We can check overflow and Implementation of zero.

module rightAr_A_B(rightAr_R,A,B,zerocontrolRight)

At first just 1 bit shift to right with through 2:1 mux . But we need to put most significant bit digit of the number to empty left field .Then 2 bit ,4bit,8bit,16bit then finish checking.Because if there is a one bit B[5]-[31]. All result is 000....000

module leftLo_A_B(leftLo_R,A,B,zerocontrolLeft)

Firstly, just 1 bit shift to left with through 2:1 mux. But we need to put '0' to empty right field. Then 2 bit, 4bit, 8bit, 16bit then finish checking. Because if there is a one bit B[5]-[31]. All result is 000.....000

module nor_A_B(nor_R,A,B,zerocontrolNor)

32 bit A and 32 bit B are operating with nor gates.

NOTE: ALL OVERFLOW AND IMPLEMENTATION OF ZERO IS CHECKED.

```
ZeroControl:0, Overflow:0, Carry Out:0
ZeroControl:0, Overflow:0, Carry_Out:0
ZeroControl:0, Overflow:0, Carry Out:0
ZeroControl:0, Overflow:0, Carry Out:0
ZeroControl:0, Overflow:0, Carry Out:1
ZeroControl:0, Overflow:0, Carry_Out:1
ZeroControl:0, Overflow:0, Carry_Out:1
ZeroControl:0, Overflow:0, Carry_Out:1
A = 11111100000000100000111111101001 B = 100000010010001000111111010011 Result = 100000000000000000011111100001 Select : 000
ZeroControl:0, Overflow:1, Carry_Out:1
A = 11111100000000100000111111101001 B = 100000010010001000100111111010011 Result = 11111100100101010101111111111011 Select : 001
ZeroControl:0, Overflow:1, Carry_Out:1
A = 11111100000000100000111111101001 B = 100000010010001000100111111010011 Result = 0111110010010010101111110111100 Select : 010
ZeroControl:0, Overflow:1, Carry Out:1
ZeroControl:0, Overflow:1, Carry_Out:1
A = 11111100000000100000111111101001 B = 100000010010001000100111111010011 Result = 0111101101110011000100000000010110 Select : 100
ZeroControl:0, Overflow:0, Carry_Out:1
ZeroControl:1, Overflow:0, Carry Out:1
ZeroControl:1, Overflow:0, Carry Out:1
ZeroControl:0, Overflow:0, Carry_Out:1
ZeroControl:0, Overflow:0, Carry Out:0
ZeroControl:0, Overflow:0, Carry_Out:0
ZeroControl:0, Overflow:0, Carry Out:0
ZeroControl:1, Overflow:0, Carry_Out:0
ZeroControl:1, Overflow:0, Carry Out:1
ZeroControl:1, Overflow:0, Carry Out:1
ZeroControl:1, Overflow:0, Carry Out:1
ZeroControl:0, Overflow:0, Carry Out:1
```

ALU-32 BIT

Hamza Yogurtcocglu 171044886

32 BIE ALL MODULE (AL'USE)





