

MICROCHIP 24AA515/24LC515/24FC515

512K Bit I²CTM CMOS Serial EEPROM

Device Selection Table

| Part Number | Vcc Range | Max Clock Frequency | Temp Ranges | | |
|--------------------------------------|--------------|------------------------|----------------|--|--|
| 24AA515 | 1.8-5.5V | 400 kHz [†] | I | | |
| 24LC515 | 2.5-5.5V | 400 kHz | I | | |
| 24FC515 | 2.5-5.5V | 1 MHz | I | | |
| [†] 100 kHz for Vcc < 2.5V. | | | | | |


Features

- · Low power CMOS technology
 - Maximum write current 3 mA at 5.5V
 - Maximum read current 400 µA at 5.5V
 - Standby current 100 nA typical at 5.5V
- 2-wire serial interface bus, I²C[™] compatible
- · Cascadable for up to four devices
- Self-timed ERASE/WRITE cycle
- 64-byte page-write mode available
- 5 ms max write-cycle time
- · Hardware write protect for entire array
- · Output slope control to eliminate ground bounce
- · Schmitt trigger inputs for noise suppression
- 100,000 erase/write cycles
- Electrostatic discharge protection > 4000V
- Data retention > 200 years
- · 8-pin PDIP, SOIC packages
- Temperature ranges:
 - Industrial (I): -40°C to +85°C


Description

The Microchip Technology Inc. 24AA515/24LC515/24FC515 (24XX515*) is a 64K x 8 (512K bit) Serial Electrically Erasable PROM, capable of operation across a broad voltage range (1.8V to 5.5V). It has been developed for advanced, low power applications such as personal communications or data acquisition. This device has both byte-write and page-write capability of up to 64 bytes of data. This device is capable of both random and sequential reads. Reads may be sequential within address boundaries 0000h to 7FFFh & 8000h to FFFFh. Functional address lines allow up to four devices on the same data bus. This allows for up to 2 Mbits total system EEPROM memory. This device is available in the standard 8-pin plastic DIP and SOIC packages.

Package Type



Block Diagram



*24XX515 is used in this document as a generic part number for the 24AA515/24LC515/24FC515 devices.

1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings†

| Vcc | 6.5V |
|---|--------------------------------|
| All inputs and outputs w.r.t. Vss | -0.6V to V _{CC} +1.0V |
| Storage temperature | 65°C to +150°C |
| Ambient temp. with power applied | 65°C to +125°C |
| Soldering temperature of leads (10 seconds) | +300°C |
| ESD protection on all pins | ≥4 kV |

† NOTICE: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

1.1 DC Characteristics

| DC CHARACTERISTICS | | Industrial (I): $VCC = +1.8V \text{ to } 5.5V$ TAMB = -40°C to $+85^{\circ}\text{C}$ | | | | |
|--------------------|--------------|--|----------|--------------------|--------|--|
| Param. No. | Sym | Characteristic | Min | Max | Units | Conditions |
| D1 | | A0, A1, SCL, SDA, and WP pins: | | | | |
| D2 | ViH | High level input voltage | 0.7 Vcc | _ | V | Vcc ≥ 2.5V |
| D3 | VIL | Low level input voltage | _ | 0.3 Vcc 0.2 Vcc | V V | Vcc ≥ 2.5V Vcc < 2.5V |
| D4 | VHYS | Hysteresis of Schmitt Trigger inputs (SDA, SCL pins) | 0.05 Vcc | _ | V | VCC ≥ 2.5V (Note) |
| D5 | Vol | Low level output voltage | _ | 0.40 | V | IOL = 3.0 mA @ VCC = 4.5V IOL = 2.1 mA @ VCC = 2.5V |
| D6 | lu | Input leakage current | -10 | 10 | μΑ | VIN = VSS or VCC, WP = VSS VIN = VSS or VCC, WP = VCC |
| D7 | ILO | Output leakage current | -10 | 10 | μΑ | Vout = Vss or Vcc |
| D8 | CIN, COUT | Pin capacitance (all inputs/outputs) | _ | 10 | pF | VCC = 5.0V (Note) TAMB = 25°C, fC= 1 MHz |
| D9 | Icc Read | Operating current | _ | 500 | μΑ | Vcc = 5.5V, SCL = 400 kHz |
| | Icc Write | | _ | 3 | mA | Vcc = 5.5V |
| D10 | Iccs | Standby current | _ | 5 | μΑ | SCL = SDA = VCC = 5.5V A0, A1, WP = VSS, A2 = VCC |

Note: This parameter is periodically sampled and not 100% tested.


1.2 AC Characteristics

| AC CHAI | RACTERIS | STICS | Industrial (I): | Vcc = | +1.8V to 5 | 5.5V TAMB = -40°C to +85°C |
|---------------|----------|--|----------------------|--------------------|------------|--|
| Param. No. | Sym | Characteristic | Min. | Max. | Units | Conditions |
| 1 | FCLK | Clock frequency | _ _ _ | 100 400 1000 | kHz | 1.8V ≤ Vcc ≤ 2.5V 2.5V ≤ Vcc ≤ 5.5V 2.5V ≤ Vcc ≤ 5.5V (24FC515 only) |
| 2 | THIGH | Clock high time | 4000 600 500 | _ _ _ | ns | 1.8V ≤ Vcc ≤ 2.5V 2.5V ≤ Vcc ≤ 5.5V 2.5V ≤ Vcc ≤ 5.5V (24FC515 only) |
| 3 | TLOW | Clock low time | 4700 1300 500 | _ _ _ | ns | 1.8V ≤ Vcc ≤ 2.5V 2.5V ≤ Vcc ≤ 5.5V 2.5V ≤ Vcc ≤ 5.5V (24FC515 only) |
| 4 | TR | SDA and SCL rise time (Note 1) | _ _ _ | 1000 300 300 | ns | 1.8V ≤ Vcc ≤ 2.5V 2.5V ≤ Vcc ≤ 5.5V 2.5V ≤ Vcc ≤ 5.5V (24FC515 only) |
| 5 | TF | SDA and SCL fall time (Note 1) | _ | 300 100 | ns | All except, 24FC515 2.5V ≤ VCC ≤ 5.5V (24FC515 only) |
| 6 | THD:STA | START condition hold time | 4000 600 250 | _ _ _ | ns | 1.8V ≤ Vcc ≤ 2.5V 2.5V ≤ Vcc ≤ 5.5V 2.5V ≤ Vcc ≤ 5.5V (24FC515 only) |
| 7 | Tsu:sta | START condition setup time | 4700 600 250 | _ _ _ | ns | 1.8V ≤ Vcc ≤ 2.5V 2.5V ≤ Vcc ≤ 5.5V 2.5V ≤ Vcc ≤ 5.5V (24FC515 only) |
| 8 | THD:DAT | Data input hold time | 0 | _ | ns | (Note 2) |
| 9 | Tsu:DAT | Data input setup time | 250 100 100 | | ns | 1.8V ≤ Vcc ≤ 2.5V 2.5V ≤ Vcc ≤ 5.5V 2.5V ≤ Vcc ≤ 5.5V (24FC515 only) |
| 10 | Tsu:sto | STOP condition setup time | 4000 600 250 | | ns | 1.8V ≤ Vcc ≤ 2.5V 2.5V ≤ Vcc ≤ 5.5V 2.5V ≤ Vcc ≤ 5.5V (24FC515 only) |
| 11 | Tsu:wp | WP setup time | 4000 600 600 | _ _ _ | ns | 1.8V ≤ Vcc ≤ 2.5V 2.5V ≤ Vcc ≤ 5.5V 2.5V ≤ Vcc ≤ 5.5V (24FC515 only) |
| 12 | THD:WP | WP hold time | 4700 1300 1300 | _ _ _ | ns | 1.8V ≤ VCC ≤ 2.5V 2.5V ≤ VCC ≤ 5.5V 2.5V ≤ VCC ≤ 5.5V (24FC515 only) |
| 13 | Таа | Output valid from clock (Note 2) | _ _ _ | 3500 900 400 | ns | 1.8V ≤ Vcc ≤ 2.5V 2.5V ≤ Vcc ≤ 5.5V 2.5V ≤ Vcc ≤ 5.5V (24FC515 only) |
| 14 | TBUF | Bus free time: Time the bus must be free before a new transmission can start | 4700 1300 500 | _ _ _ | ns | 1.8V ≤ Vcc ≤ 2.5V 2.5V ≤ Vcc ≤ 5.5V 2.5V ≤ Vcc ≤ 5.5V (24FC515 only) |
| 15 | Tof | Output fall time from VIH minimum to VIL maximum CB ≤ 100 pF | 10 + 0.1Св | 250 250 | ns | All except, 24FC515 (Note 1) 24FC515 (Note 1) |
| 16 | Tsp | Input filter spike suppression (SDA and SCL pins) | _ | 50 | ns | All except, 24FC515 (Notes 1 and 3) |
| 17 | Twc | Write cycle time (byte or page) | _ | 5 | ms | |
| 18 | | Endurance | 100 k | _ | cycles | 25°C, Vcc = 5.0V, Block Mode (Note 4 |

Note 1: Not 100% tested. CB = total capacitance of one bus line in pF.

- 2: As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.
- **3:** The combined TSP and VHYS specifications are due to new Schmitt trigger inputs which provide improved noise spike suppression. This eliminates the need for a TI specification for standard operation.
- **4:** This parameter is not tested but established by characterization. For endurance estimates in a specific application, please consult the Total Endurance Model which can be obtained on Microchip's website @www.microchip.com.

FIGURE 1-1: BUS TIMING DATA



2.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 2-1.

TABLE 2-1: PIN FUNCTION TABLE

| Name | PDIP | SOIC | Function |
|------|------|------|--|
| A0 | 1 | 1 | User Configurable Chip Select |
| A1 | 2 | 2 | User Configurable Chip Select |
| A2 | 3 | 3 | Non-Configurable Chip Select. This pin must be hard wired to logical 1 state (VCC). Device will not operate with this pin left floating or held to logical 0 (Vss). |
| Vss | 4 | 4 | Ground |
| SDA | 5 | 5 | Serial Data |
| SCL | 6 | 6 | Serial Clock |
| WP | 7 | 7 | Write Protect Input |
| Vcc | 8 | 8 | +1.8 to 5.5V (24AA515) +2.5 to 5.5V (24LC515) +4.5 to 5.5V (24FC515) |

2.1 A0, A1 Chip Address Inputs

The A0, A1 inputs are used by the 24XX515 for multiple device operations. The levels on these inputs are compared with the corresponding bits in the slave address. The chip is selected if the compare is true.

Up to four devices may be connected to the same bus by using different chip select bit combinations. If left unconnected, these inputs will be pulled down internally to Vss.

2.2 A2 Chip Address Input

The A2 input is non-configurable chip select. This pin must be tied to VCC in order for this device to operate.

2.3 Serial Data (SDA)

This is a bi-directional pin used to transfer addresses and data into and data out of the device. It is an opendrain terminal, therefore, the SDA bus requires a pull-up resistor to Vcc (typical 10 k Ω for 100 kHz, 2 k Ω for 400 kHz and 1 MHz).

For normal data transfer SDA is allowed to change only during SCL low. Changes during SCL high are reserved for indicating the START and STOP conditions.

2.4 Serial Clock (SCL)

This input is used to synchronize the data transfer from and to the device.

2.5 Write Protect (WP)

This pin can be connected to either Vss, Vcc or left floating. An internal pull-down resistor on this pin will keep this device in the unprotected state if left floating. If tied to Vss or left floating, normal memory operation is enabled (read/write the entire memory 0000h-FFFFh).

If tied to Vcc, WRITE operations are inhibited. Read operations are not affected.

3.0 FUNCTIONAL DESCRIPTION

The 24XX515 supports a bi-directional 2-wire bus and data transmission protocol. A device that sends data onto the bus is defined as a transmitter, and a device receiving data as a receiver. The bus must be controlled by a master device which generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions while the 24XX515 works as a slave. Both master and slave can operate as a transmitter or receiver, but the master device determines which mode is activated.

4.0 BUS CHARACTERISTICS

The following bus protocol has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as a START or STOP condition.

Accordingly, the following bus conditions have been defined (Figure 4-1).

4.1 Bus not Busy (A)

Both data and clock lines remain HIGH.

4.2 Start Data Transfer (B)

A HIGH to LOW transition of the SDA line while the clock (SCL) is HIGH determines a START condition. All commands must be preceded by a START condition.

4.3 Stop Data Transfer (C)

A LOW to HIGH transition of the SDA line while the clock (SCL) is HIGH determines a STOP condition. All operations must end with a STOP condition.

4.4 Data Valid (D)

The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal.

The data on the line must be changed during the LOW period of the clock signal. There is one bit of data per clock pulse.

Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of the data bytes transferred between the START and STOP conditions is determined by the master device.

4.5 Acknowledge

Each receiving device, when addressed, is obliged to generate an acknowledge signal after the reception of each byte. The master device must generate an extra clock pulse which is associated with this acknowledge bit.

Note: The 24XX515 does not generate any acknowledge bits if an internal programming cycle is in progress.

A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. During reads, a master must signal an end of data to the slave by NOT generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave (24XX515) will leave the data line HIGH to enable the master to generate the STOP condition.

FIGURE 4-1: DATA TRANSFER SEQUENCE ON THE SERIAL BUS





FIGURE 4-2: ACKNOWLEDGE TIMING



5.0 DEVICE ADDRESSING


A control byte is the first byte received following the start condition from the master device (Figure 5-1). The control byte consists of a 4-bit control code; for the 24XX515, this is set as 1010 binary for read and write operations. The next bit of the control byte is the block select bit (B0). This bit acts as the A15 address bit for accessing the entire array. The next two bits of the control byte are the chip select bits (A1, A0). The chip select bits allow the use of up to four 24XX515 devices on the same bus and are used to select which device is accessed. The chip select bits in the control byte must correspond to the logic levels on the corresponding A1 and A0 pins for the device to respond. These bits are in effect the two most significant bits of the word address.

The last bit of the control byte defines the operation to be performed. When set to a one, a read operation is selected, and when set to a zero, a write operation is selected. The next two bytes received define the address of the first data byte (Figure 5-2). Because only A14...A0 are used, the upper address bit is a don't care. The upper address bits are transferred first, followed by the less significant bits.

Following the start condition, the 24XX515 monitors the SDA bus checking the device type identifier being transmitted. Upon receiving a 1010 code and appropriate device select bits, the slave device outputs an acknowledge signal on the SDA line. Depending on the state of the R/W bit, the 24XX515 will select a read or write operation.

This device has an internal addressing boundary limitation that is divided into two segments of 256K bits. Block select bit '80' is used in place of address bit location 'A15' to control access to each segment.

FIGURE 5-1: CONTROL BYTE FORMAT




5.1 Contiguous Addressing Across Multiple Devices

The chip select bits A1, A0 can be used to expand the contiguous address space for up to 2 Mbit by adding up to four 24XX515's on the same bus. In this case, software can use A0 of the <u>control byte</u> as address bit A16 and A1 as address bit A17. It is not possible to sequentially read across device boundaries.

Each device has internal addressing boundary limitations. This divides each part into two segments of 256K bits. The block select bit 'B0' controls access to each "half" rather than address bit location A15.

Sequential read operations are limited to 256K blocks. To read through four devices on the same bus, eight random read commands must be given.

FIGURE 5-2: ADDRESS SEQUENCE BIT ASSIGNMENTS



6.0 WRITE OPERATIONS

6.1 Byte Write

Following the start condition from the master, the control code (four bits), the block select (one bit) the chip select (two bits), and the R/W bit (which is a logic low) are clocked onto the bus by the master transmitter. This indicates to the addressed slave receiver that the address high byte will follow after it has generated an acknowledge bit during the ninth clock cycle. Therefore, the next byte transmitted by the master is the high-order byte of the word address and will be written into the address pointer of the 24XX515. The next byte is the least significant address byte. After receiving another acknowledge signal from the 24XX515, the master device will transmit the data word to be written into the addressed memory location. The 24XX515 acknowledges again and the master generates a stop condition. This initiates the internal write cycle and during this time, the 24XX515 will not generate acknowledge signals (Figure 6-1). If an attempt is made to write to the array with the WP pin held high, the device will acknowledge the command but no write cycle will occur, no data will be written, and the device will immediately accept a new command. After a byte write command, the internal address counter will point to the address location following the one that was just written.

6.2 Page Write

The write control byte, word address, and the first data byte are transmitted to the 24XX515 in the same way as in a byte write. But instead of generating a stop condition, the master transmits up to 63 additional bytes, which are temporarily stored in the on-chip page buffer and will be written into memory after the master has transmitted a stop condition. After receipt of each word, the six lower address pointer bits are internally

incremented by one. If the master should transmit more than 64 bytes prior to generating the stop condition, the address counter will roll over and the previously received data will be overwritten. As with the byte write operation, once the stop condition is received, an internal write cycle will begin (Figure 6-2). If an attempt is made to write to the array with the WP pin held high, the device will acknowledge the command but no write cycle will occur, no data will be written, and the device will immediately accept a new command.

6.3 Write Protection

The WP pin allows the user to write-protect the entire array (0000-FFFF) when the pin is tied to Vcc. If tied to Vss or left floating, the write protection is disabled. The WP pin is sampled at the STOP bit for every write command (Figure 1-1) Toggling the WP pin after the STOP bit will have no effect on the execution of the write cycle.

Note: Page write operations are limited to writing bytes within a single physical page, regardless of the number of bytes actually being written. Physical page boundaries start at addresses that are integer multiples of the page buffer size (or 'page size') and end at addresses that are integer multiples of [page size - 1]. If a page write command attempts to write across a physical page boundary, the result is that the data wraps around to the beginning of the current page (overwriting data previously stored there), instead of being written to the next page as might be expected. It is therefore necessary for the application software to prevent page write operations that would attempt to cross a page boundary.

FIGURE 6-1: BYTE WRITE






FIGURE 6-2: PAGE WRITE



7.0 ACKNOWLEDGE POLLING

Since the device will not acknowledge during a write cycle, this can be used to determine when the cycle is complete (This feature can be used to maximize bus throughput.) Once the stop condition for a write command has been issued from the master, the device initiates the internally timed write cycle. ACK polling can be initiated immediately. This involves the master sending a start condition, followed by the control byte for a write command (R/W = 0). If the device is still busy with the write cycle, then no ACK will be returned. If no ACK is returned, then the start bit and control byte must be resent. If the cycle is complete, then the device will return the ACK, and the master can then proceed with the next read or write command. See Figure 7-1 for flow diagram.

FIGURE 7-1: ACKNOWLEDGE POLLING FLOW



8.0 READ OPERATION


Read operations are initiated in the same <u>way</u> as write operations with the exception that the R/W bit of the control byte is set to one. There are three basic types of read operations: current address read, random read, and sequential read.

8.1 Current Address Read

The 24XX515 contains an address counter that maintains the address of the last word accessed, internally incremented by one. Therefore, if the previous read access was to address n (n is any legal address), the next current address read operation would access data from address n + 1.

Upon receipt of the control byte with R/W bit set to one, the 24XX515 issues an acknowledge and transmits the 8-bit data word. The master will not acknowledge the transfer but does generate a stop condition and the 24XX515 discontinues transmission (Figure 8-1).

FIGURE 8-1: CURRENT ADDRESS READ




8.2 Random Read

Random read operations allow the master to access any memory location in a random manner. To perform this type of read operation, first the word address must be set. This is done by sending the word address to the 24XX515 as part of a write operation (R/W bit set to 0). After the word address is sent, the master generates a start condition following the acknowledge. This terminates the write operation, but not before the internal address pointer is set. Then, the master issues the control byte again but with the R/W bit set to a one. The 24XX515 will then issue an acknowledge and transmit the 8-bit data word. The master will not acknowledge the transfer but does generate a stop condition which causes the 24XX515 to discontinue transmission (Figure 8-2). After a random read command, the internal address counter will point to the address location following the one that was just read.

8.3 Sequential Read

Sequential reads are initiated in the same way as a random read except that after the 24XX515 transmits the first data byte, the master issues an acknowledge as opposed to the stop condition used in a random read. This acknowledge directs the 24XX515 to transmit the next sequentially addressed 8-bit word (Figure 8-3). Following the final byte transmitted to the master, the master will NOT generate an acknowledge but will generate a stop condition. To provide sequential reads, the 24XX515 contains an internal address pointer which is incremented by one at the completion of each operation. This address pointer allows half the memory contents to be serially read during one operation. Sequential read address boundaries are 0000h to 7FFFh and 8000h to FFFFh. The internal address pointer will automatically roll over from address 7FFF to address 0000 if the master acknowledges the byte received from the array address 7FFF. The internal address counter will automatically roll over from address FFFFh to address 8000h if the master acknowledges the byte received from the array address FFFFh.







FIGURE 8-3: SEQUENTIAL READ




9.0 PACKAGING INFORMATION

9.1 Package Marking Information





8-Lead SOIC (208 mil)



Example:



Example:



Legend: XX...X Customer specific information*

YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')


NNN Alphanumeric traceability code

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line thus limiting the number of available characters for customer specific information.

* Standard marking consists of Microchip part number, year code, week code, traceability code (facility code, mask rev#, and assembly code). For marking beyond this, certain price adders apply. Please check with your Microchip Sales Office.

© 2001 Microchip Technology Inc. Preliminary DS21673A-page 11

8-Lead Plastic Dual In-line (P) - 300 mil (PDIP)



| Units | | | INCHES* | | N | IILLIMETERS | 3 |
|----------------------------|--------|------|---------|------|------|-------------|-------|
| Dimension | Limits | MIN | NOM | MAX | MIN | NOM | MAX |
| Number of Pins | n | | 8 | | | 8 | |
| Pitch | р | | .100 | | | 2.54 | |
| Top to Seating Plane | Α | .140 | .155 | .170 | 3.56 | 3.94 | 4.32 |
| Molded Package Thickness | A2 | .115 | .130 | .145 | 2.92 | 3.30 | 3.68 |
| Base to Seating Plane | A1 | .015 | | | 0.38 | | |
| Shoulder to Shoulder Width | Е | .300 | .313 | .325 | 7.62 | 7.94 | 8.26 |
| Molded Package Width | E1 | .240 | .250 | .260 | 6.10 | 6.35 | 6.60 |
| Overall Length | D | .360 | .373 | .385 | 9.14 | 9.46 | 9.78 |
| Tip to Seating Plane | L | .125 | .130 | .135 | 3.18 | 3.30 | 3.43 |
| Lead Thickness | С | .008 | .012 | .015 | 0.20 | 0.29 | 0.38 |
| Upper Lead Width | B1 | .045 | .058 | .070 | 1.14 | 1.46 | 1.78 |
| Lower Lead Width | В | .014 | .018 | .022 | 0.36 | 0.46 | 0.56 |
| Overall Row Spacing § | eB | .310 | .370 | .430 | 7.87 | 9.40 | 10.92 |
| Mold Draft Angle Top | α | 5 | 10 | 15 | 5 | 10 | 15 |
| Mold Draft Angle Bottom | β | 5 | 10 | 15 | 5 | 10 | 15 |


Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MS-001

Drawing No. C04-018

^{*} Controlling Parameter § Significant Characteristic

8-Lead Plastic Small Outline (SM) - Medium, 208 mil (SOIC)



| Units | | | INCHES* | | N | IILLIMETERS | 3 |
|--------------------------|--------|------|---------|------|------|-------------|------|
| Dimension | Limits | MIN | NOM | MAX | MIN | NOM | MAX |
| Number of Pins | n | | 8 | | | 8 | |
| Pitch | р | | .050 | | | 1.27 | |
| Overall Height | Α | .070 | .075 | .080 | 1.78 | 1.97 | 2.03 |
| Molded Package Thickness | A2 | .069 | .074 | .078 | 1.75 | 1.88 | 1.98 |
| Standoff § | A1 | .002 | .005 | .010 | 0.05 | 0.13 | 0.25 |
| Overall Width | Е | .300 | .313 | .325 | 7.62 | 7.95 | 8.26 |
| Molded Package Width | E1 | .201 | .208 | .212 | 5.11 | 5.28 | 5.38 |
| Overall Length | D | .202 | .205 | .210 | 5.13 | 5.21 | 5.33 |
| Foot Length | L | .020 | .025 | .030 | 0.51 | 0.64 | 0.76 |
| Foot Angle | ф | 0 | 4 | 8 | 0 | 4 | 8 |
| Lead Thickness | С | .008 | .009 | .010 | 0.20 | 0.23 | 0.25 |
| Lead Width | В | .014 | .017 | .020 | 0.36 | 0.43 | 0.51 |
| Mold Draft Angle Top | α | 0 | 12 | 15 | 0 | 12 | 15 |
| Mold Draft Angle Bottom | β | 0 | 12 | 15 | 0 | 12 | 15 |

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

Drawing No. C04-056

Preliminary © 2001 Microchip Technology Inc. DS21673A-page 13

^{*} Controlling Parameter § Significant Characteristic

NOTES:

ON-LINE SUPPORT

Microchip provides on-line support on the Microchip World Wide Web (WWW) site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- · Latest Microchip Press Releases
- Technical Support Section with Frequently Asked Questions
- · Design Tips
- Device Errata
- Job Postings
- · Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- · Listing of seminars and events

Systems Information and Upgrade Hot Line

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits. The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and 1-480-792-7302 for the rest of the world. 013001

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

| Io: | Technical Publications Manager | Total Pages Sent |
|------|--|---|
| RE: | Reader Response | |
| Froi | n: Name | |
| | | |
| | | |
| | | FAX: () |
| App | lication (optional): | · , |
| Wo | uld you like a reply?YN | |
| Dev | ice: 24AA515/24LC515/24FC515 | Literature Number: DS21673A |
| Que | estions: | |
| 1. | What are the best features of this do | cument? |
| | | |
| 2. | How does this document meet your h | nardware and software development needs? |
| | | |
| 3. | Do you find the organization of this d | lata sheet easy to follow? If not, why? |
| | | |
| 4. | What additions to the data sheet do | you think would enhance the structure and subject? |
| | | |
| 5. | What deletions from the data sheet of | could be made without affecting the overall usefulness? |
| | | |
| 6. | Is there any incorrect or misleading i | nformation (what and where)? |
| | | |
| 7. | How would you improve this docume | ent? |
| | | |
| 8. | How would you improve our software | e, systems, and silicon products? |
| | | |
| | | |

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

| PART NO. Device | X Temperature Range | /XX Package |
|--------------------|--|---|
| Device | 24AA515T: = 24LC515: = 24LC515T: = | (Tape and Reel) 512K Bit 2.5V I ² C CMOS Serial EEPROM 512K Bit 2.5V I ² C CMOS Serial EEPROM (Tape and Reel) 512K Bit 2.5V I ² C CMOS Serial EEPROM |
| Temperature Range | I = -40 | 0°C to +85°C |
| Package | | Plastic DIP (300 mil Body), 8-lead Plastic SOIC (208 mil Body), 8-lead |

Examples:

- a) 24AA515T-I/SM: Tape and Reel, Industrial Temperature, SOIC package.
- b) 24LC515-I/P: Industrial Temperature, PDIP package.
- c) 24LC515-I/SM: Industrial Temperature, SOIC package.
- d) 24LC515T-I/SM: Tape and Reel, Industrial Temperature, SOIC package.

SALES AND SUPPORT

Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office
- 2. The Microchip Corporate Literature Center U.S. FAX: (480) 792-7277
- 3. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

New Customer Notification System

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.

© 2001 Microchip Technology Inc. Preliminary DS21673A-page 17

NOTES:

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

Trademarks


The Microchip name and logo, the Microchip logo, PIC, PICmicro, PICMASTER, PICSTART, PRO MATE, KEELOQ, SEEVAL, MPLAB and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

Total Endurance, ICSP, In-Circuit Serial Programming, FilterLab, MXDEV, microID, FlexROM, fuzzyLAB, MPASM, MPLINK, MPLIB, PICC, PICDEM, PICDEM.net, ICEPIC, Migratable Memory, FanSense, ECONOMONITOR, Select Mode and microPort are trademarks of Microchip Technology Incorporated in the U.S.A.

Serialized Quick Term Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

@ 2001, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.





Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELO® code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

Rocky Mountain

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-7456

Atlanta

500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770-640-0034 Fax: 770-640-0307

Austin - Analog

8303 MoPac Expressway North Suite A-201 Austin, TX 78759 Tel: 512-345-2030 Fax: 512-345-6085

Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

Boston - Analog

Unit A-8-1 Millbrook Tarry Condominium 97 Lowell Road Concord, MA 01742 Tel: 978-371-6400 Fax: 978-371-0050

Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Dallas

4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

Dayton

Two Prestige Place, Suite 130 Miamisburg, OH 45342 Tel: 937-291-1654 Fax: 937-291-9175

Detroit

Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

Los Angeles

18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 949-263-1888 Fax: 949-263-1338

New York

150 Motor Parkway, Suite 202 Hauppauge, NY 11788 Tel: 631-273-5305 Fax: 631-273-5335

San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

Toronto

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia

Microchip Technology Australia Pty Ltd Suite 22, 41 Rawson Street Epping 2121, NSW Australia

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Microchip Technology Consulting (Shanghai) Co., Ltd., Beijing Liaison Office

New China Hong Kong Manhattan Bldg. No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104

China - Chengdu

Microchip Technology Consulting (Shanghai) Co., Ltd., Chengdu Liaison Office Rm. 2401, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-6766200 Fax: 86-28-6766599

China - Fuzhou

Microchip Technology Consulting (Shanghai) Co., Ltd., Fuzhou Liaison Office Rm. 531, North Building Fujian Foreign Trade Center Hotel 73 Wusi Road Fuzhou 350001, China Tel: 86-591-7557563 Fax: 86-591-7557572

China - Shanghai

Microchip Technology Consulting (Shanghai) Co., Ltd. Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

China - Shenzhen

Microchip Technology Consulting (Shanghai) Co., Ltd., Shenzhen Liaison Office Rm. 1315, 13/F, Shenzhen Kerry Centre, Renminnan Lu Shenzhen 518001, China Tel: 86-755-2350361 Fax: 86-755-2366086

Hong Kong

Microchip Technology Hongkong Ltd. Unit 901, Tower 2, Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

India

Microchip Technology Inc. India Liaison Office Divyasree Chambers 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062

Japan

Microchip Technology Japan K.K. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea

Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5934

Singapore Microchip Technology Singapore Pte Ltd.

200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-334-8870 Fax: 65-334-8850

Taiwan

Microchip Technology Taiwan 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

Denmark

Microchip Technology Denmark ApS Regus Business Centre Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910

France

Arizona Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany

Arizona Microchip Technology GmbH Gustav-Heinemann Ring 125 D-81739 Munich, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44

Germany - Analog

Lochhamer Strasse 13 D-82152 Martinsried, Germany Tel: 49-89-895650-0 Fax: 49-89-895650-22

Arizona Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy Tel: 39-039-65791-1 Fax: 39-039-6899883

United Kingdom

Arizona Microchip Technology Ltd. 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5869 Fax: 44-118 921-5820

06/01/01