IT3280E Assembly Language and Computer Architecture Lab

Course Introduction

Course: IT3280E 2(0-4-0-4)

Assembly Language and Computer Architecture Lab

- Semester 2024.1
- Lecturer: Pham Ngọc Hưng
 - hungpn@soict.hust.edu.vn
 - B1-802, Department of Computer Engineering
- TA:
 - Nguyễn Đăng Phúc Hưng
- Evaluation:
 - Progress Evaluation (0.3) = Lab exercises (50%) + Mid-term project (50%)
 - Final-Term Evaluation (0.7) = Final Project (50%) + Final Exam (50%)

Laboratory Exercises

- Lab 1. Introduction to RISC-V, RARS
- Lab 2. Instruction Set, Basic Instructions, Directives
- Lab 3. Jump & Branch instructions
- Lab 4. Arithmetic and Logical operations
- Lab 5. Character string with ECALL functions
- Lab 6. Array and Pointer
- Lab 7. Procedure calls, parameters and using stack
- Lab 8-9. Mini-Project (
- Lab 10. Control Peripheral Devices via Simulator
- Lab 11. Interrupts & IO programming
- Lab 12. Cache Memory
- Lab 13. Assembly programming with ESP32-C3 using wokwi
- Lab 14. ESP32-C3 using breadboard
- Lab 15-16. Final Project

LAB 1 Introduction to RISC-V and RARS

1. Introduction to RISC-V



- RISC-V is an open standard instruction set architecture (ISA) based on established reduced instruction set computer (RISC) principles.
- The project began in 2010 at the University of California, Berkeley, transferred to the RISC-V Foundation in 2015, and on to RISC-V International in November 2019.



RISC-V Market (2022)

Andes Driving RISC-V Adoptions



Mobile



MEDIATEK

Mobile AP

Billion shipments of WiFi/BT, touch, and sensor hub.

MCU control: AndesCore N25F, N45

AIoT & Auto



RENESAS

Performance, safety and customization



neron

Telink HPMicro

Mainstream AloT, audio, video, and wearables

Application control and DSP acceleration: AndesCore D25F, D45, AX25MP, AX45MP

Storage



PHISON

Efficient cores for scalable performance



Flexible interfaces for efficient SoC

Manycore scalar processing: AndesCore N25F, NX45, AX45MP

5G



Customizable core for disruptive innovation

EDGE 🗨




Manycores for max flexibility and scalability

Manycore scalar processing: AndesCore N25F, A25

Datacenter



Configurable & powerful cores for Cloud AI





Cloud Solution

Vector and ACE-enabled cores for AI Acceleration

Manycore vector processing: AndesCore NX27V (+ NX25F, AX27, AX45MP)






2. RISC-V Simulation – RARS

- RARS RISC-V Simulation
- RISC-V assembly program

RARS simulation

RARS IDE




RISC-V assembly program: HelloWorld

```
.data # Data segment (Variable declaration)
x:.word 0x01020304 # word variable x with initialization
msg: .asciiz "Hello RISC-V"
.text # Code segment
    la a0, msg #load address of msg to register a0
    li a7, 4 #Assign a7 is 4
    ecall #Call system function to print out
string
    addi t1, zero,2 #Assign t1 = 2
    addi t2, zero,3 #Assign t2 = 3
    add t0, t1, t2 #Assign t0 = t1 + t2
```

RISC-V assembly program: HelloWorld

```
Execute
Edit
lab1Hello.asm
    .data  # Data segment (Variable declaration)
   x: word 0x01020304 # word variable x with initialization
   msq: .asciiz "Hello RISC-V"
    .text
                 # Code segment
      la a0, msq #load address of msg to register a0
      li a7, 4 #Assign a7 is 4
      ecall #Call system function to print out string
      addi t1, zero, 2 \# Assign t1 = 2
8
       addi t2, zero, 3 \#Assign\ t2 = 3
       add t0, t1, t2 \#Assign\ t0 = t1 + t2
10
11
12
```

RISC-V assembly program: HelloWorld



LAB 2 Instruction Set, Basic Instructions, Directives

LAB 3 Load/Store, Jump and Branch Instructions

Examples for Conditional Branching

If the branch target is too far to be reachable with a 16-bit offset (rare occurrence), the assembler automatically replaces the branch instruction beq \$s1,\$s2,L1 with:

```
bne $s1,$s2,L2  # skip jump if (s1) \neq (s2)

j L1  # goto L1 if (s1) = (s2)

L2: ...
```

Forming if-then constructs; e.g., if (i == j) x = x + y

```
bne \$s1,\$s2,endif \# branch on i\neq j add \$t1,\$t1,\$t2 \# execute the "then" part endif: ...
```

If the condition were (i < j), we would change the first line to:

Compiling if-then-else Statements

Example 5.3

Show a sequence of MiniMIPS instructions corresponding to:

```
if (i<=j) x = x+1; z = 1; else y = y-1; z = 2*z
```

Solution

Similar to the "if-then" statement, but we need instructions for the "else" part and a way of skipping the "else" part after the "then" part.

```
slt $t0,$s2,$s1 # j<i? (inverse condition)
bne $t0,$zero,else # if j<i goto else part
addi $t1,$t1,1 # begin then part: x = x+1
addi $t3,$zero,1 # z = 1
j endif # skip the else part
else: addi $t2,$t2,-1 # begin else part: y = y-1
add $t3,$t3,$t3 # z = z+z
endif:...</pre>
```

while Statements

Example

```
The simple while loop: while (A[i]==k) i=i+1;
Assuming that: i, A, k are stored in $s1,$s2,$s3
```

Solution

```
loop: add $t1,$s1,$s1 # t1 = 4*i
    add $t1,$t1,$t1 #
    add $t1,$t1,$s2 # t1 = A + 4*i
    lw $t0,0($t1) # t0 = A[i]
    bne $t0,$s3,endwhl #
    addi $s1,$s1,1 #
    j loop #
endwhl: ... #
```

switch Statements

Example

The simple switch


```
switch(test) {
    case 0:
        a=a+1; break;
    case 1:
        a=a-1; break;
    case 2:
        b=2*b; break;
    default:
}
```

Assuming that: test, a, b are stored in \$s1,\$s2,\$s3

```
s1,t0,case 0
      beq
      beq s1,t1,case 1
      beq s1,t2,case 2
             default
      b
case 0:
      addi s2,s2,1
                           #a = a + 1
             continue
      b
case 1:
             s2,s2,t1
                           \#a = a - 1
      sub
             continue
      b
case 2:
      add s3,s3,s3
                           \#b = 2 * b
             continue
      b
default:
continue:
```


LAB 4 Arithmetic and Logical Operations

Check overflow




Arithmetic & Logical Operation

Bit mask in logical operation



Arithmetic & Logical Operation

Bit mask in logical operation



LAB 5 Character string with ECALL function


LAB 6 Array and Pointer

LAB 7 Procedure calls, stack and parameters


Procedure & Stack

Procedure call:


Return to call point




Stack



Stack




\$sp and \$fp



Example: \$sp and \$fp

```
proc: sw fp,-4(fsp) # save the old frame pointer
                addi $fp,$sp,0  # save ($sp) into $fp
                addi $sp,$sp,-12 # create 3 spaces on top of stack
                sw $ra,-8($fp) # save ($ra) in 2nd stack element
                 sw $s0,-12($fp) # save ($s0) in top stack element
$sp -
       ($s0)
       ($ra)
       (Şfp)
                    $s0,-12($fp)
                                  # put top stack element in $s0
                lw
                    $ra,-8($fp) # put 2nd stack element in $ra
                lw
                addi $sp,$fp, 0  # restore $sp to original state
$fp -
                lw $fp,-4($sp) # restore $fp to original state
                 jr
                                   # return from procedure
                     $ra
```

Procedure Calls, Assigment 4. n! (stack with n=3)



LAB 8-9 Mini-Project

LAB 10 Control pheripheral devices via simulators

LAB 11 Interrupts & IO programming

LAB 12 Cache Memory