# HyperKernel在RISC-V的移植与CPU结合验证(g09)

秦岳 2015011333 陈宇 2015011343

#### 验证流程

```
#W6_LLS := \\
$(0)/hv6/device.ll \\
$(0)/hv6/fd.ll \\
$(0)/hv6/invariants.ll \\
$(0)/hv6/ipc.ll \\
$(0)/hv6/ipc.ll \\
$(0)/hv6/proc.ll \\
$(0)/hv6/syscall.ll \\
$(0)/hv6/sysctl.ll \\
$(0)/hv6/sysctl.ll \\
$(0)/hv6/vm.ll \\
$(0)
```

#### 使用riscv相关clang/llvm工具: 失败

```
Function Attrs: noinline nounwind optnone
define dso local signext i32 @test() #0 !dbg !7 {
entry:
 %x = alloca i32, align 4
 call void @llvm.dbg.declare(metadata i32* %x, metadata !11, met
 store i32 0, i32* %x, align 4, !dbg !12
 %0 = load i32, i32* %x, align 4, !dbg !13
 ret i32 %0, !dbg !14
; Function Attrs: nounwind readnone speculatable
declare void @llvm.dbg.declare(metadata, metadata, metadata) #1
; Function Attrs: noinline nounwind optnone
define dso local signext i32 @main() #0 !dbg !15 {
entry:
%retval = alloca i32, align 4
 store i32 0, i32* %retval, align 4
 %call = call signext i32 @test(), !dbg !16
 ret i32 %call, !dbg !17
attributes #0 = { noinline nounwind optnone "correctly-rounded-di
```

genPyCallFromInstruction[1] : 1 alloca
genPyCallFromInstruction[2] : 1 alloca
genPyCallFromInstruction[2] : 1 alloca
irpy: ../include/llvm/Support/Casting.h:255: typename llvm::cast\_retty<X, Y\*>::ret\_type llvm::cast(Y\*) [with X = llvm::Overflowin
t\_type = const llvm::OverflowingBinaryOperator\*]: Assertion `isa<X>(Val) && "cast<Ty>() argument of incompatible type!"' failed.
Aborted (core dumped)

## 决定采用x86下的相关 工具

#### 14/50: 直接跑

sys_map_pml4	512
sys_map_page_desc	512
sys_map_proc	512
sys_map_dev	512
sys_map_file	512
sys_alloc_pdpt	512
sys_alloc_pd	512
sys_alloc_pt	512
sys_alloc_frame	512
sys_copy_frame	0
sys_protect_frame	512
sys_free_pdpt	512
sys_free_pd	512
sys_free_pt	512
sys_free_frame	512
sys_reclaim_page	0
clone_proc	512
sys_set_proc_name	512

#### 30/50: 在spec中修改/添加函数定义

clone_proc	0->	libs_cprintf
sys_set_proc_name	0->	libs_cprintf
sys_set_runnable	0	
switch_proc	0->	hvm_switch
sys_kill	0	
sys_reap	0	
sys_reparent	0	
send_proc	0	
recv_proc	0	
reply_wait_proc	0->	libs_cprintf
call_proc	0->	libs_cprintf
sys_create	0->	libs_cprintf
sys_close	0->	libs_cprintf
sys_dup	0->	libs_cprintf
sys_dup2	0->	libs_cprintf
sys_lseek	0->	libs_cprintf
sys_map_pcipage	512	
sys_alloc_iommu_root	0->	libs_cprintf

```
###
# def hvm_switch(ctx, *args, **kwargs):
# raise util.NoReturn()
def hvm_switch(ctx, *args, **kwargs):
    pass
hvm_switch.read = lambda *args: hvm_switch

### after
def libs_cprintf(ctx, *args, **kwargs):
    pass
libs_cprintf.read = lambda *args: libs_cprintf
```

#### 38/50: 在spec中修改页表标识位

sys_map_pml4	0	->	PTE
sys_map_page_desc	0	->	PTE
sys_map_proc	0	->	PTE
sys_map_dev	0	->	PTE
sys_map_file	0	->	PTE
sys_alloc_pdpt	512		
sys_alloc_pd	512		
sys_alloc_pt	512		
sys_alloc_frame	0	->	PTE
sys_copy_frame	0		
sys_protect_frame	512		

```
# PTE P = BIT64(0)
     # PTE W = BIT64(1)
     # PTE U = BIT64(2)
    # PTE PWT = BIT64(3)
                                                  # write through
    # PTE PCD = BIT64(4)
    # PTE A = BIT64(5)
    # PTE D = BIT64(6)
138 # PTE PS = BIT64(7)
     \# PTE G = BIT64(8)
    # PTE NX = BIT64(63)
     PTE P = BIT64(0)
     PTE R = BIT64(1)
     PTE W = BIT64(2)
                                                # writable
     PTE U = BIT64(4)
    # PTE PWT = BIT64(3)
                                                  # write through
    # PTE PCD = BIT64(4)
150 # PTE A = BIT64(5)
    # PTE D = BIT64(6)
     \# PTE PS = BIT64(7)
    # PTE G = BIT64(8)
     PTE X = BIT64(3)
     PTE PERM MASK = PTE P | PTE W | PTE U | PTE X | PTE R
```

43/50: 修改spec的相关页表,修改 hv6相关页表函数

			626 627	<pre># The current pgtable entry matches to # z3.Extract(63, 40, z3.UDiv(old.pages_ptr_to_int, "</pre>
sys_alloc_frame	0->	PTE	628 629	<pre># util.i64(dt.PAGE_SIZE)) + to) == z3.BitVe # z3.Extract(39, 0, z3.UDiv(old.pages ptr to int, util.i64(</pre>
sys_copy_frame	0		630 631	<pre># dt.PAGE_SIZE)) + to) == z3.Extract(51, 12, old.pages[frm].data(i z3.Extract(63, 40, z3.UDiv(old.pages_ptr_to_int,</pre>
sys_protect_frame	0->	spec&mmu	632	util.i64(dt.PAGE_SIZE)) + to) == z3.BitVecV
sys_free_pdpt	0->	spec&mmu	633 634	<pre>z3.Extract(39, 0, z3.UDiv(old.pages_ptr_to_int, util.i64(</pre>
sys_free_pd	0->	spec&mmu	mask	
sys_free_pt	0->	spec&mmu	mask	
sys_free_frame	0->	spec&mmu	mask	
sys_reclaim_page	0			
		_		

```
76 #define PTE ADDR(pte) ((((physaddr t)(pte) >> PTE PFN SHIFT) << PAGE SHIFT)&BITMASK64(51, 12))
77 #define PTE PERM MASK (PTE V | PTE W | PTE U | PTE X | PTE R)
78 #define PTE XWR MASK (PTE W | PTE X | PTE R)
79 #define PTE PFN SHIFT 10 //for RISCV-64
80
```

### 46/50: 增加spec中对于XWR标志位的

sys_map_file	0->	PTE
sys_alloc_pdpt	0->	PTE_XWR_MASK
sys_alloc_pd	0->	PTE_XWR_MASK
sys_alloc_pt	0->	PTE_XWR_MASK
sys_alloc_frame	0->	PTE

## 50/50: 修改spec中iommu的页表标识

sys_map_pcipage	0->	PTE
sys_alloc_iommu_root	0->	libs_cprintf
sys_alloc_iommu_pdpt	0->	DMAR_PTE_W
sys_alloc_iommu_pd	0->	DMAR_PTE_W
sys_alloc_iommu_pt	0->	DMAR_PTE_W
sys_alloc_iommu_frame	0->	DMAR_PTE_W
sys_map_iommu_frame	0->	PTE

```
159 DMAR_PTE_R = BIT64(0)  # Read

160  ### DMAR_PTE_W = BIT64(1)  # Write

161 DMAR_PTE_W = BIT64(2)  # Write
```

#### 51/50: 在spec中添加新系统调用的约

```
42⊝ int sys map page (pid t pid, pn t from pn, size t index, uintptr t pa, pte t perm, enum page type from type)
43 {
        return map page(pid, from pn, index, pa/PAGE SIZE, perm, from type);
45 }
46@ int map page(pid t pid, pn t from pn, size t index, pn t pfn, pte t perm,
                 enum page type from type)
 48 {
 49
        pte t *entries;
50
51
        if (!is pid valid(pid))
52
            return -ESRCH;
        /* check if pid is current or its embryo */
53
54
        if (!is current or embryo(pid))
55
            return -EACCES;
56
57
58
        if (!is page type(from pn, from type))
            return -EINVAL:
        /* check if pid owns from pfn */
59
        if (!is page pid(from pn, pid))
60
            return -EACCES:
61
62
63
        if (!is page index valid(index))
                                                                                  cond = z3.And(
            return -EINVAL;
        /* no check on pfn; left to caller */
                                                                                      is pid valid(pid),
64
65
66
67
68
69
70
        /* check for unsafe bits in page permissions */
        if (perm & ~PTE PERM MASK)
            return -EINVAL;
        /* make sure we have non-zero entries */
                                                                                             z3.And(
        if (!pte valid(perm))
            return -EINVAL;
71
        entries = get page(from pn);
72
        /* make sure the entry is empty; may not be necessary but good to
73
74
75
        if (pte valid(entries[index]))
                                                                                      is pn valid(frm),
            return -EINVAL;
76
        /* update the page table */
77
        mmio write64(&entries[index], (pfn << PTE PFN SHIFT) | perm);
78
        hvm invalidate tlb(pid);
79
        return 0;
80 }
```

```
def sys_map_page(self):
    pid = util.FreshBitVec('pid', dt.pid_t)
    frm = util.FreshBitVec('from', dt.pn_t)
    index = util.FreshBitVec('index', dt.size_t)
    pa = util.FreshBitVec('pa', dt.size_t)
    perm = util.FreshBitVec('perm', dt.pte_t)
    from_type = util.FreshBitVec('from_type', dt.uint64_t)
    return (pid, frm, index, pa, perm, from_type)
```

```
def sys map page(old, pid, frm, index, pa, perm, from type):
   pfn = z3.UDiv(pa, util.i64(dt.PAGE SIZE))
   n = pfn - z3.UDiv(old.page desc table ptr to int, util.i64(dt.PAGE SIZE))
        # the pid is either current or an embryo belonging to current
        z3.0r(pid == old.current,
                 old.procs[pid].ppid == old.current,
                 old.procs[pid].state == dt.proc state.PROC EMBRYO)),
        # frm is a valid pn of type PT whose owner is pid
       old.pages[frm].type == from type,
        old.pages[frm].owner == pid,
        # Index is a valid page index
        z3.ULT(index, 512),
```

```
test_sys_map_pml4 (__main__.HV6) ... ok
Ran 1 test in 58.828s
make hv6-verify -- -v --failfast HV6.test_sys_map_page_desc
    PY2
             hv6-verify
Using z3 v4.6.3.0
test_sys_map_page_desc (__main__.HV6) ... ok
Ran 1 test in 67.720s
make hv6-verify -- -v --failfast HV6.test_sys_map_proc
    PY2
             hv6-verify
Using z3 v4.6.3.0
test_sys_map_proc (__main__.HV6) ... ok
Ran 1 test in 38.605s
make hv6-verify -- -v --failfast HV6.test_sys_map_dev
             hv6-verify
    PY2
Using z3 v4.6.3.0
test_sys_map_dev (__main__.HV6) ... ok
Ran 1 test in 30.872s
make hv6-verify -- -v --failfast HV6.test_sys_map_file
    PY2
             hv6-verify
Using z3 v4.6.3.0
test_sys_map_file (__main__.HV6) ... ok
Ran 1 test in 29.746s
make hv6-verify -- -v --failfast HV6.test_sys_alloc_pdpt
             hv6-verify
    PY2
Using z3 v4.6.3.0
```

#### 吐槽: 错误信息极不友善

```
Can not minimize condition further
Precondition
True
does not imply
And(ULT(to.0, 8192),
    pages_type.1(to.0) == 0,
   ULT(from.0, 8192),
    pages type.1(from.0) == 8,
    pages_owner.1(from.0) == current.0,
   ULT(index.1, 512),
    perm.0 & (18446744073709551615 ^ (1 | 2)) == 0.
    pages data.1(from.0, index.1) == 0) ==
(If(Not(ULE(8192, to.0)),
    If(@page desc table->struct.page desc::type.0(0, to.0) ==
      0,
       If(Not(ULE(8192, from.0)),
          If(@page desc table->struct.page desc::type.0(0,
                                        from.0) ==
             8,
             If(@page_desc_table->struct.page_desc::pid.0(0,
                                        from.0) ==
                @current.0(0),
                If(And(Not(ULE(512, index.1)),
                       And(Extract(1, 1, perm.0) == 0,
                           Extract(63, 3, perm.0) == 0)),
                   If(@pages.0(0, from.0, index.1) == 0,
                      4294967274).
                   4294967274),
                4294967283)
```

#### 吐槽: 错误信息极不友善

调试方式:二分删除spec和hv6的代码 但是不是任何时候都有效