

Page 1 of 9

### 10-Output Low Phase Noise Jitter Attenuating Clock Generator

#### Overview =======

Si5345 Rev B Part: Design ID: 0808-02A

Created By: ClockBuilder Pro v2.9 [2016-07-29] 2016-08-07 14:04:43 GMT+02:00 Timestamp:

### Design Rule Check

Errors: - No errors

#### Warnings:

- OUT5 [27 MHz] and OUT4 [100 MHz] may have harmonic crosstalk [1] OUT5 [27 MHz] and OUT6 [78.8 MHz] may have harmonic crosstalk [1] OUT6 [78.8 MHz] and OUT7 [156.25 MHz] may have harmonic crosstalk [1]
- Revision B is not recommended for new designs

#### Notes:

[1] To avoid crosstalk in outputs, Silicon Labs recommends the following:  $\cdot$  Avoid adjacent frequency values that are close. CBPro uses an output's integration bandwidth (IBW) to determine whether two adjacent frequencies are too close. An IBW of 20 MHz is used for frequencies 80 MHz and larger. Lower frequencies will use IBW of Freq/4.

- Note that harmonics of the fundamental clock output frequencies also contribute

to crosstalk, but to a lesser degree than the fundamental.

- Adjacent frequency values that are integer multiples of one another are okay and these outputs should be grouped accordingly. For example, a 155.52 MHz and 622.08 MHz (155.52 x 4) can be adjacent.

- Unused outputs can be used to separate clock outputs that might otherwise

interfere with one another.

- Silicon Labs recommends you validate your design's jitter performance using an Evaluation Board.

#### Device Grade

Maximum Output Frequency: 156.25 MHz Frequency Synthesis Mode: Fractional Si5345B Minimum Base OPN: Actual Base OPN: Si5345X

Base OPN Grade	Output Clock Frequency Range	Supported Frequency Synthesis Modes (Typical Jitter)	
Si5345A Si5345B Si5345C Si5345D	100 Hz to 712.5 MHz 100 Hz to 350 MHz 100 Hz to 712.5 MHz 100 Hz to 350 MHz	<pre>Integer (&lt; 100 fs) and fractional (&lt; 150 fs) "Integer only (&lt; 100 fs) "</pre>	
Design ====== Host Interface:     I/O Power Supply: VDD (Core)     SPI Mode: 4-Wire     I2C Address Range: 104d to 107d / 0x68 to 0x6B (selected via A0/A1 pins)			
XA/XB:			

50 MHz (XTAL - Crystal)

#### Inputs:



Page 2 of 9

```
INO: 25 MHz
         Standard
    IN1: Unused
    IN2: Unused
    IN3: Unused
Outputs:
   OUT0: 100 MHz
         Enabled, LVDS 1.8 V
   OUT1: 125 MHz
         Enabled, LVDS 1.8 V
   OUT2: 100 MHz
         Enabled, LVDS 1.8 V
   OUT3: Unused
   OUT4: 100 MHz
         Enabled, LVDS 1.8 V
   OUT5: 27 MHz
         Enabled, LVDS 1.8 V
   OUT6: 78.8 \text{ MHz} [ 78 + 4/5 \text{ MHz} ]
         Enabled, LVDS 1.8 V
   OUT7: 156.25 \text{ MHz} [ 156 + 1/4 \text{ MHz} ]
         Enabled, LVDS 1.8 V
   OUT8: 25 MHz
         Enabled, LVDS 1.8 V
   OUT9: Unused
Frequency Plan
Fvco = 14 GHz
Fpfd = 1.9230769230769230... MHz [ 1 + 12/13 MHz ]
Fms0 = 1 GHz
Fms1 = 312.5 MHz [ 312 + 1/2 MHz ]
Fms2 = 162 MHz
Fms3 = 315.2 MHz [ 315 + 1/5 MHz ]
P dividers:
   P0 = 13
      = Unused
   Р1
   Р2
      = Unused
   P3 = Unused
   Pxaxb = 1
MXAXB = 280
M = 1456
N dividers:
   NO:
      Value: 14
              0.000 s
      skew:
      OUT0: 100 MHz
      OUT1: 125 MHz
      OUT2: 100 MHz
      OUT4: 100 MHz
      OUT8: 25 MHz
   N1:
      value: 44.8 [ 44 + 4/5 ]
      Skew: 0.000 s
      OUT7: 156.25 MHz [ 156 + 1/4 MHz ]
   N2:
      Value: 86.4197530864197530... [ 86 + 34/81 ]
      Skew: 0.000 s
      OUT5: 27 MHz
   N3:
      Value: 44.4162436548223350... [ 44 + 82/197 ]
             0.000 s
      skew:
```



Page 3 of 9

```
OUT6: 78.8 \text{ MHz} [ 78 + 4/5 \text{ MHz} ]
       Unused
R dividers:
   R0 = 10
    R1 = 8
    R2 = 10
    R3 = Unused
    R4 = 10
    R5 = 6
    R6 = 4
    R7 = 2
    R8 = 40
    R9 = Unused
Nominal Bandwidth:
  Desired: 100.000 Hz
  Actual: 84.493 Hz
   Coefficients:
      BW0:
              20
      BW1:
              35
      BW2:
              12
      BW3:
              11
      BW4:
      BW5:
              63
Fastlock Bandwidth:
  Desired: 1.000 kHz
  Actual: 676.620 Hz
  Coefficients:
      BW0: 23
      BW1:
             43
      BW2:
              9
      BW3:
              8
      BW4:
      BW5:
Dividers listed above show effective values. These values are translated to register settings by ClockBuilder Pro. For the actual register values, see below. Refer to the Family Reference Manual for information on registers related to
frequency plan.
Digitally Controlled Oscillator (DCO)
Mode: Register Direct Write
NO: DCO Disabled
N1: DCO Disabled
N2: DCO Disabled
N3: DCO Disabled
N4: DCO Disabled
Revision B Frequency Offset Errata Report
Output Frequency
                         Offset(Max,ppt)
          100 MHz
OUT0
                         0.000000
          125 MHz
                         0.000000
OUT1
          100 MHz
                         0.000000
OUT2
```



Page 4 of 9

d
Hz 0.000000
z 0.000000
MHz 0.000000
5 MHz 0.000000
z 0.000000
d

Offset is reported in parts-per-trillion (1e12).

#### Estimated Power & Junction Temperature

Assumptions:

Revision: B VDD: 1.8 V Ta: 70 °C Airflow: None

Total Power: 928 mW, On Chip Power: 880 mW, Tj: 89 °C

	Frequency	Format	Voltage	Current	Power
VDD VDDA VDDO0 VDDO1 VDDO2	100 MHz 125 MHz 100 MHz	LVDS LVDS LVDS	1.8 V 3.3 V 1.8 V 1.8 V 1.8 V	176.2 mA 117.4 mA 15.6 mA 15.7 mA 15.6 mA	317 mW 387 mW 28 mW 28 mW 28 mW
VDDO3 VDDO4 VDDO5 VDDO6 VDDO7 VDDO8 VDDO9	Unused 100 MHz 27 MHz 78.8 MHz 156.25 MHz 25 MHz Unused	LVDS LVDS LVDS LVDS LVDS	1.8 V 1.8 V 1.8 V 1.8 V 1.8 V	15.6 mA 15.1 mA 15.4 mA 15.9 mA 15.1 mA	28 mW 27 mW 28 mW 29 mW 27 mW
			Total	417.5 mA	928 mW

#### Note:

- -Total power includes on- and off-chip power. This is a typical value and estimate only.
- -Use an EVB for a more exact power measurement
- -On-chip power excludes power dissipated in external terminations.
- -Tj is junction temperature. When using a crystal (XTAL) reference, Tj must be less than 125 °C (on Si5345 Revision B) for device to comply with datasheet specifications.

### Settings

Location	Setting Name	Decimal Value	Hex Value
0x000B[0:6] 0x0016[1] 0x0017[0] 0x0017[1] 0x0017[5] 0x0018[0:3] 0x0018[4:7] 0x0019[1] 0x0019[5] 0x0014[5]	I2C_ADDR LOL_ON_HOLD SYSINCAL_INTR_MSK LOSXAXB_INTR_MSK SMB_TMOUT_INTR_MSK LOS_INTR_MSK OOF_INTR_MSK LOL_INTR_MSK HOLD_INTR_MSK CAL_INTR_MSK	104 1 0 0 0 14 14 0 0	0x68 0x1 0x0 0x0 0x0 0x0 0xE 0xE 0x0 0x0
0x002B[3]	SPI_3WIRE	U	0x0



Page 5 of 9

DOCTOR   D	0x002B[5]	AUTO_NDIV_UPDATE	0	0x0
0x002c[4] LOSXAXB_DIS 0 0x0 0x002c[0:1] LOSU_VAL_TIME 1 0x1 0x002c[0:1] LOSU_VAL_TIME 0 0 0x0 0x002c[0:1] LOSU_VAL_TIME 0 0 0x0 0x002c[0:1] LOSU_VAL_TIME 0 0 0x0 0x002c[0:15] LOSU_TRG_THR 59 0x003b 0x003c[0:15] LOSU_TRG_THR 0 0 0x0000 0x003c[0:15] LOSU_TRG_TER 1 1 0x1 0x00acccccccccccccccccccccccccccccccccc	0x002C[0:3]	LOS EN		
0x00z0[6]   1.052_VAL_TIME	0x002c[4]	LOSXAXB_DIS		0x0
0x00z0[6]   1.052_VAL_TIME	0x002D[0:1]	LOSO_VAL_TIME	1	0x1
0x00z0[6]   1.052_VAL_TIME	0x002D[2:3]	LOS1_VAL_TIME	0	
0x002E  0:15	0x002D[4:5]	LOS2_VAL_TIME	0	
0x0030 [0:15]         LOS1_TRG_THR         0         0x00000           0x0034 [0:15]         LOS2_TRG_THR         0         0x0000           0x0036 [0:15]         LOS3_TRG_THR         0         0x0000           0x0038 [0:15]         LOS1_CLR_THR         59         0x0038           0x0038 [0:15]         LOS2_CLR_THR         0         0x0000           0x0036 [0:15]         LOS3_CLR_THR         0         0x00000           0x0037 [0:3]         OOF_EN         1         0x1           0x0047 [0:4]         OOF_EN         1         0x1           0x0047 [0:4]         OOF_EN         0         0x0           0x0041 [0:4]         OOF_ENC_DIV_SEL         1         0x4           0x0042 [0:4]         OOF_LDIV_SEL         0         0x0           0x0042 [0:4]         OOF_DIV_SEL         0         0x0           0x0045 [0:4]         OOF_OSET_THR         75         0x4B           0x0047 [0:7]         OOF_OSET_THR         75         0x4B           0x0047 [0:7]         OOF_OSET_THR         75         0x4B           0x0048 [0:7]         OOF_OSET_THR         0         0x0           0x0048 [0:7]         OOF_OSET_THR         0         0x0		LOS3_VAL_TIME	0	
0x0036[0:15]         LOSO_CLR_THR         59         0x0038           0x0038[0:15]         LOS1_CLR_THR         0         0x0000           0x003c[0:15]         LOS2_CLR_THR         0         0x0000           0x003f[0:3]         LOS_CLR_THR         0         0x0000           0x003f[0:3]         OOF_ERF_SEL         1         0x1           0x0040[0:2]         OOF_REF_SEL         4         0x4           0x0041[0:4]         OOF_DIV_SEL         0         0x00           0x0043[0:4]         OOF_DIV_SEL         0         0x00           0x0043[0:4]         OOF_DIV_SEL         0         0x00           0x0043[0:4]         OOF_DIV_SEL         0         0x00           0x0045[0:4]         OOF_DIV_SEL         0         0x00           0x0046[0:7]         OOF_DEST_THR         75         0x4B           0x0047[0:7]         OOF_SET_THR         75         0x4B           0x0047[0:7]         OOF_SET_THR         0         0x00           0x0048[0:7]         OOF_SET_THR         0         0x00           0x0049[0:7]         OOF_SET_THR         0         0x0           0x0040[0:7]         OOF_SET_THR         0         0x0           0x0		LOSU_TRG_THR	59	
0x0036[0:15]         LOSO_CLR_THR         59         0x0038           0x0038[0:15]         LOS1_CLR_THR         0         0x0000           0x003c[0:15]         LOS2_CLR_THR         0         0x0000           0x003f[0:3]         LOS_CLR_THR         0         0x0000           0x003f[0:3]         OOF_ERF_SEL         1         0x1           0x0040[0:2]         OOF_REF_SEL         4         0x4           0x0041[0:4]         OOF_DIV_SEL         0         0x00           0x0043[0:4]         OOF_DIV_SEL         0         0x00           0x0043[0:4]         OOF_DIV_SEL         0         0x00           0x0043[0:4]         OOF_DIV_SEL         0         0x00           0x0045[0:4]         OOF_DIV_SEL         0         0x00           0x0046[0:7]         OOF_DEST_THR         75         0x4B           0x0047[0:7]         OOF_SET_THR         75         0x4B           0x0047[0:7]         OOF_SET_THR         0         0x00           0x0048[0:7]         OOF_SET_THR         0         0x00           0x0049[0:7]         OOF_SET_THR         0         0x0           0x0040[0:7]         OOF_SET_THR         0         0x0           0x0		LOSI_IRG_IHR	0	
0x0036[0:15]         LOSO_CLR_THR         59         0x0038           0x0038[0:15]         LOS1_CLR_THR         0         0x00000           0x003c[0:15]         LOS2_CLR_THR         0         0x00000           0x003f[0:3]         OOF_EN         1         0x1           0x0040[0:2]         OOF_ERF_SEL         4         0x4           0x0040[0:4]         OOF_DIV_SEL         11         0x0           0x0043[0:4]         OOF_DIV_SEL         0         0x00           0x0043[0:4]         OOF_DIV_SEL         0         0x00           0x0043[0:4]         OOF_DIV_SEL         0         0x00           0x0044[0:4]         OOF_DIV_SEL         0         0x00           0x0045[0:4]         OOF_DIV_SEL         12         0x0c           0x0046[0:7]         OOF_OS_DIV_SEL         12         0x0c           0x0046[0:7]         OOF_SET_THR         75         0x4B           0x0047[0:7]         OOF_SET_THR         0         0x00           0x0048[0:7]         OOF_SET_THR         0         0x00           0x0049[0:7]         OOF_SET_THR         0         0x00           0x0040[0:7]         OOF_SET_THR         0         0x00           0x0		LOSZ_IRG_IHK	0	
0x004A[0:7]         OOFO_CLR_THR         75         0x4B           0x004B[0:7]         OOF1_CLR_THR         0         0x00           0x004C[0:7]         OOF2_CLR_THR         0         0x00           0x004D[0:7]         OOF3_CLR_THR         0         0x00           0x004E[0:2]         OOF0_DETWIN_SEL         5         0x5           0x004F[0:2]         OOF2_DETWIN_SEL         0         0x0           0x004F[0:2]         OOF3_DETWIN_SEL         0         0x0           0x004F[4:6]         OOF3_DETWIN_SEL         0         0x0           0x004F[4:6]         OOF3_DETWIN_SEL         0         0x0           0x0052[0:3]         FAST_OOF0_SET_THR         0         0x0           0x0052[0:3]         FAST_OOF0_SET_THR         0         0x0           0x0053[0:3]         FAST_OOF2_SET_THR         0         0x0           0x0054[0:3]         FAST_OOF3_SET_THR         0         0x0           0x0055[0:3]         FAST_OOF3_SET_THR         0         0x0           0x0055[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0057[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0059[0:3]         FAST_OOF3_DETWIN_SEL         0	0x0034[0.13]	LOSS_IRG_IRK	50	
0x004A[0:7]         OOFO_CLR_THR         75         0x4B           0x004B[0:7]         OOF1_CLR_THR         0         0x00           0x004C[0:7]         OOF2_CLR_THR         0         0x00           0x004D[0:7]         OOF3_CLR_THR         0         0x00           0x004E[0:2]         OOF0_DETWIN_SEL         5         0x5           0x004F[0:2]         OOF2_DETWIN_SEL         0         0x0           0x004F[0:2]         OOF3_DETWIN_SEL         0         0x0           0x004F[4:6]         OOF3_DETWIN_SEL         0         0x0           0x004F[4:6]         OOF3_DETWIN_SEL         0         0x0           0x0052[0:3]         FAST_OOF0_SET_THR         0         0x0           0x0052[0:3]         FAST_OOF0_SET_THR         0         0x0           0x0053[0:3]         FAST_OOF2_SET_THR         0         0x0           0x0054[0:3]         FAST_OOF3_SET_THR         0         0x0           0x0055[0:3]         FAST_OOF3_SET_THR         0         0x0           0x0055[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0057[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0059[0:3]         FAST_OOF3_DETWIN_SEL         0		LOSO_CER_TIR	0	
0x004A[0:7]         OOFO_CLR_THR         75         0x4B           0x004B[0:7]         OOF1_CLR_THR         0         0x00           0x004C[0:7]         OOF2_CLR_THR         0         0x00           0x004D[0:7]         OOF3_CLR_THR         0         0x00           0x004E[0:2]         OOF0_DETWIN_SEL         0         0x5           0x004E[0:2]         OOF2_DETWIN_SEL         0         0x0           0x004F[0:2]         OOF2_DETWIN_SEL         0         0x0           0x004F[4:6]         OOF3_DETWIN_SEL         0         0x0           0x004F[4:6]         OOF3_DETWIN_SEL         0         0x0           0x0052[0:3]         FAST_OOF0_SET_THR         0         0x0           0x0052[0:3]         FAST_OOF1_SET_THR         0         0x0           0x0053[0:3]         FAST_OOF2_SET_THR         0         0x0           0x0054[0:3]         FAST_OOF3_SET_THR         0         0x0           0x0055[0:3]         FAST_OOF3_SET_THR         0         0x0           0x0055[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0057[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0059[0:3]         FAST_OOF3_DETWIN_SEL         0	0x0036[0:15]	LOS2 CLR THR	Ŏ	
0x004A[0:7]         OOFO_CLR_THR         75         0x4B           0x004B[0:7]         OOF1_CLR_THR         0         0x00           0x004C[0:7]         OOF2_CLR_THR         0         0x00           0x004D[0:7]         OOF3_CLR_THR         0         0x00           0x004E[0:2]         OOF0_DETWIN_SEL         0         0x5           0x004E[0:2]         OOF2_DETWIN_SEL         0         0x0           0x004F[0:2]         OOF2_DETWIN_SEL         0         0x0           0x004F[4:6]         OOF3_DETWIN_SEL         0         0x0           0x004F[4:6]         OOF3_DETWIN_SEL         0         0x0           0x0052[0:3]         FAST_OOF0_SET_THR         0         0x0           0x0052[0:3]         FAST_OOF1_SET_THR         0         0x0           0x0053[0:3]         FAST_OOF2_SET_THR         0         0x0           0x0054[0:3]         FAST_OOF3_SET_THR         0         0x0           0x0055[0:3]         FAST_OOF3_SET_THR         0         0x0           0x0055[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0057[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0059[0:3]         FAST_OOF3_DETWIN_SEL         0	0x003c[0:15]	LOS3_CLR_THR	0	
0x004A[0:7]         OOFO_CLR_THR         75         0x4B           0x004B[0:7]         OOF1_CLR_THR         0         0x00           0x004C[0:7]         OOF2_CLR_THR         0         0x00           0x004D[0:7]         OOF3_CLR_THR         0         0x00           0x004E[0:2]         OOF0_DETWIN_SEL         0         0x5           0x004E[0:2]         OOF2_DETWIN_SEL         0         0x0           0x004F[0:2]         OOF2_DETWIN_SEL         0         0x0           0x004F[4:6]         OOF3_DETWIN_SEL         0         0x0           0x004F[4:6]         OOF3_DETWIN_SEL         0         0x0           0x0052[0:3]         FAST_OOF0_SET_THR         0         0x0           0x0052[0:3]         FAST_OOF1_SET_THR         0         0x0           0x0053[0:3]         FAST_OOF2_SET_THR         0         0x0           0x0054[0:3]         FAST_OOF3_SET_THR         0         0x0           0x0055[0:3]         FAST_OOF3_SET_THR         0         0x0           0x0055[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0057[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0059[0:3]         FAST_OOF3_DETWIN_SEL         0		OOF_EN	1	0x1
0x004A[0:7]         OOFO_CLR_THR         75         0x4B           0x004B[0:7]         OOF1_CLR_THR         0         0x00           0x004C[0:7]         OOF2_CLR_THR         0         0x00           0x004D[0:7]         OOF3_CLR_THR         0         0x00           0x004E[0:2]         OOF0_DETWIN_SEL         0         0x5           0x004E[0:2]         OOF2_DETWIN_SEL         0         0x0           0x004F[0:2]         OOF2_DETWIN_SEL         0         0x0           0x004F[4:6]         OOF3_DETWIN_SEL         0         0x0           0x004F[4:6]         OOF3_DETWIN_SEL         0         0x0           0x0052[0:3]         FAST_OOF0_SET_THR         0         0x0           0x0052[0:3]         FAST_OOF1_SET_THR         0         0x0           0x0053[0:3]         FAST_OOF2_SET_THR         0         0x0           0x0054[0:3]         FAST_OOF3_SET_THR         0         0x0           0x0055[0:3]         FAST_OOF3_SET_THR         0         0x0           0x0055[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0057[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0059[0:3]         FAST_OOF3_DETWIN_SEL         0		FAST_OOF_EN	0	0x0
0x004A[0:7]         OOFO_CLR_THR         75         0x4B           0x004B[0:7]         OOF1_CLR_THR         0         0x00           0x004C[0:7]         OOF2_CLR_THR         0         0x00           0x004D[0:7]         OOF3_CLR_THR         0         0x00           0x004E[0:2]         OOF0_DETWIN_SEL         5         0x5           0x004F[0:2]         OOF2_DETWIN_SEL         0         0x0           0x004F[0:2]         OOF3_DETWIN_SEL         0         0x0           0x004F[4:6]         OOF3_DETWIN_SEL         0         0x0           0x004F[4:6]         OOF3_DETWIN_SEL         0         0x0           0x0052[0:3]         FAST_OOF0_SET_THR         0         0x0           0x0052[0:3]         FAST_OOF0_SET_THR         0         0x0           0x0053[0:3]         FAST_OOF2_SET_THR         0         0x0           0x0054[0:3]         FAST_OOF3_SET_THR         0         0x0           0x0055[0:3]         FAST_OOF3_SET_THR         0         0x0           0x0055[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0057[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0059[0:3]         FAST_OOF3_DETWIN_SEL         0		OOF_REF_SEL	4	
0x004A[0:7]         OOFO_CLR_THR         75         0x4B           0x004B[0:7]         OOF1_CLR_THR         0         0x00           0x004C[0:7]         OOF2_CLR_THR         0         0x00           0x004D[0:7]         OOF3_CLR_THR         0         0x00           0x004E[0:2]         OOF0_DETWIN_SEL         0         0x5           0x004E[0:2]         OOF2_DETWIN_SEL         0         0x0           0x004F[0:2]         OOF2_DETWIN_SEL         0         0x0           0x004F[4:6]         OOF3_DETWIN_SEL         0         0x0           0x004F[4:6]         OOF3_DETWIN_SEL         0         0x0           0x0052[0:3]         FAST_OOF0_SET_THR         0         0x0           0x0052[0:3]         FAST_OOF1_SET_THR         0         0x0           0x0053[0:3]         FAST_OOF2_SET_THR         0         0x0           0x0054[0:3]         FAST_OOF3_SET_THR         0         0x0           0x0055[0:3]         FAST_OOF3_SET_THR         0         0x0           0x0055[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0057[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0059[0:3]         FAST_OOF3_DETWIN_SEL         0		OOFO_DIV_SEL	11	
0x004A[0:7]         OOFO_CLR_THR         75         0x4B           0x004B[0:7]         OOF1_CLR_THR         0         0x00           0x004C[0:7]         OOF2_CLR_THR         0         0x00           0x004D[0:7]         OOF3_CLR_THR         0         0x00           0x004E[0:2]         OOF0_DETWIN_SEL         0         0x5           0x004E[0:2]         OOF2_DETWIN_SEL         0         0x0           0x004F[0:2]         OOF2_DETWIN_SEL         0         0x0           0x004F[4:6]         OOF3_DETWIN_SEL         0         0x0           0x004F[4:6]         OOF3_DETWIN_SEL         0         0x0           0x0052[0:3]         FAST_OOF0_SET_THR         0         0x0           0x0052[0:3]         FAST_OOF1_SET_THR         0         0x0           0x0053[0:3]         FAST_OOF2_SET_THR         0         0x0           0x0054[0:3]         FAST_OOF3_SET_THR         0         0x0           0x0055[0:3]         FAST_OOF3_SET_THR         0         0x0           0x0055[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0057[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0059[0:3]         FAST_OOF3_DETWIN_SEL         0		OOF1_DIV_SEL	0	
0x004A[0:7]         OOFO_CLR_THR         75         0x4B           0x004B[0:7]         OOF1_CLR_THR         0         0x00           0x004C[0:7]         OOF2_CLR_THR         0         0x00           0x004D[0:7]         OOF3_CLR_THR         0         0x00           0x004E[0:2]         OOF0_DETWIN_SEL         0         0x5           0x004E[0:2]         OOF2_DETWIN_SEL         0         0x0           0x004F[0:2]         OOF2_DETWIN_SEL         0         0x0           0x004F[4:6]         OOF3_DETWIN_SEL         0         0x0           0x004F[4:6]         OOF3_DETWIN_SEL         0         0x0           0x0052[0:3]         FAST_OOF0_SET_THR         0         0x0           0x0052[0:3]         FAST_OOF1_SET_THR         0         0x0           0x0053[0:3]         FAST_OOF2_SET_THR         0         0x0           0x0054[0:3]         FAST_OOF3_SET_THR         0         0x0           0x0055[0:3]         FAST_OOF3_SET_THR         0         0x0           0x0055[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0057[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0059[0:3]         FAST_OOF3_DETWIN_SEL         0		00F2_DIV_SEL	0	
0x004A[0:7]         OOFO_CLR_THR         75         0x4B           0x004B[0:7]         OOF1_CLR_THR         0         0x00           0x004C[0:7]         OOF2_CLR_THR         0         0x00           0x004D[0:7]         OOF3_CLR_THR         0         0x00           0x004E[0:2]         OOF0_DETWIN_SEL         0         0x5           0x004E[0:2]         OOF2_DETWIN_SEL         0         0x0           0x004F[0:2]         OOF2_DETWIN_SEL         0         0x0           0x004F[4:6]         OOF3_DETWIN_SEL         0         0x0           0x004F[4:6]         OOF3_DETWIN_SEL         0         0x0           0x0052[0:3]         FAST_OOF0_SET_THR         0         0x0           0x0052[0:3]         FAST_OOF1_SET_THR         0         0x0           0x0053[0:3]         FAST_OOF2_SET_THR         0         0x0           0x0054[0:3]         FAST_OOF3_SET_THR         0         0x0           0x0055[0:3]         FAST_OOF3_SET_THR         0         0x0           0x0055[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0057[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0059[0:3]         FAST_OOF3_DETWIN_SEL         0		OOEYO DIV SEL	U 12	
0x004A[0:7]         OOFO_CLR_THR         75         0x4B           0x004B[0:7]         OOF1_CLR_THR         0         0x00           0x004C[0:7]         OOF2_CLR_THR         0         0x00           0x004D[0:7]         OOF3_CLR_THR         0         0x00           0x004E[0:2]         OOF0_DETWIN_SEL         0         0x5           0x004E[0:2]         OOF2_DETWIN_SEL         0         0x0           0x004F[0:2]         OOF2_DETWIN_SEL         0         0x0           0x004F[4:6]         OOF3_DETWIN_SEL         0         0x0           0x004F[4:6]         OOF3_DETWIN_SEL         0         0x0           0x0052[0:3]         FAST_OOF0_SET_THR         0         0x0           0x0052[0:3]         FAST_OOF1_SET_THR         0         0x0           0x0053[0:3]         FAST_OOF2_SET_THR         0         0x0           0x0054[0:3]         FAST_OOF3_SET_THR         0         0x0           0x0055[0:3]         FAST_OOF3_SET_THR         0         0x0           0x0055[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0057[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0059[0:3]         FAST_OOF3_DETWIN_SEL         0		OOFAO_DIV_SEL	75	
0x004A[0:7]         OOFO_CLR_THR         75         0x4B           0x004B[0:7]         OOF1_CLR_THR         0         0x00           0x004C[0:7]         OOF2_CLR_THR         0         0x00           0x004D[0:7]         OOF3_CLR_THR         0         0x00           0x004E[0:2]         OOF0_DETWIN_SEL         0         0x5           0x004E[0:2]         OOF2_DETWIN_SEL         0         0x0           0x004F[0:2]         OOF2_DETWIN_SEL         0         0x0           0x004F[4:6]         OOF3_DETWIN_SEL         0         0x0           0x004F[4:6]         OOF3_DETWIN_SEL         0         0x0           0x0052[0:3]         FAST_OOF0_SET_THR         0         0x0           0x0052[0:3]         FAST_OOF1_SET_THR         0         0x0           0x0053[0:3]         FAST_OOF2_SET_THR         0         0x0           0x0054[0:3]         FAST_OOF3_SET_THR         0         0x0           0x0055[0:3]         FAST_OOF3_SET_THR         0         0x0           0x0055[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0057[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0059[0:3]         FAST_OOF3_DETWIN_SEL         0		OOF1 SET THR	0	****
0x004A[0:7]         OOFO_CLR_THR         75         0x4B           0x004B[0:7]         OOF1_CLR_THR         0         0x00           0x004C[0:7]         OOF2_CLR_THR         0         0x00           0x004D[0:7]         OOF3_CLR_THR         0         0x00           0x004E[0:2]         OOF0_DETWIN_SEL         0         0x5           0x004E[0:2]         OOF2_DETWIN_SEL         0         0x0           0x004F[0:2]         OOF2_DETWIN_SEL         0         0x0           0x004F[4:6]         OOF3_DETWIN_SEL         0         0x0           0x004F[4:6]         OOF3_DETWIN_SEL         0         0x0           0x0052[0:3]         FAST_OOF0_SET_THR         0         0x0           0x0052[0:3]         FAST_OOF1_SET_THR         0         0x0           0x0053[0:3]         FAST_OOF2_SET_THR         0         0x0           0x0054[0:3]         FAST_OOF3_SET_THR         0         0x0           0x0055[0:3]         FAST_OOF3_SET_THR         0         0x0           0x0055[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0057[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0059[0:3]         FAST_OOF3_DETWIN_SEL         0	0x0048[0:7]	OOF2_SET_THR	Ö	
0x004F[0:2]         00F2_DETWIN_SEL         0         0x0           0x0051[0:3]         FAST_OOF0_SET_THR         3         0x3           0x0052[0:3]         FAST_OOF1_SET_THR         0         0x0           0x0053[0:3]         FAST_OOF2_SET_THR         0         0x0           0x0054[0:3]         FAST_OOF3_SET_THR         0         0x0           0x0055[0:3]         FAST_OOF0_CLR_THR         3         0x3           0x0056[0:3]         FAST_OOF1_CLR_THR         0         0x0           0x0057[0:3]         FAST_OOF2_CLR_THR         0         0x0           0x0057[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0059[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0059[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0059[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0059[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0059[1:3]         FAST_OOF3_DETWIN_SEL         0         0x0           0x0059[1:3]         FAST_OOF3_DETWIN_SEL         0         0x0           0x0059[1:3]         FAST_OOF3_DETWIN_SEL         0         0x0           0x0056[0:25]         OOF0_RATIO_REF <td></td> <td>OOF3_SET_THR</td> <td>0</td> <td></td>		OOF3_SET_THR	0	
0x004F[0:2]         00F2_DETWIN_SEL         0         0x0           0x0051[0:3]         FAST_OOF0_SET_THR         3         0x3           0x0052[0:3]         FAST_OOF1_SET_THR         0         0x0           0x0053[0:3]         FAST_OOF2_SET_THR         0         0x0           0x0054[0:3]         FAST_OOF3_SET_THR         0         0x0           0x0055[0:3]         FAST_OOF0_CLR_THR         3         0x3           0x0056[0:3]         FAST_OOF1_CLR_THR         0         0x0           0x0057[0:3]         FAST_OOF2_CLR_THR         0         0x0           0x0057[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0059[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0059[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0059[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0059[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0059[1:3]         FAST_OOF3_DETWIN_SEL         0         0x0           0x0059[1:3]         FAST_OOF3_DETWIN_SEL         0         0x0           0x0059[1:3]         FAST_OOF3_DETWIN_SEL         0         0x0           0x0056[0:25]         OOF0_RATIO_REF <td></td> <td>OOF0_CLR_THR</td> <td>75</td> <td></td>		OOF0_CLR_THR	75	
0x004F[0:2]         00F2_DETWIN_SEL         0         0x0           0x0051[0:3]         FAST_OOF0_SET_THR         3         0x3           0x0052[0:3]         FAST_OOF1_SET_THR         0         0x0           0x0053[0:3]         FAST_OOF2_SET_THR         0         0x0           0x0054[0:3]         FAST_OOF3_SET_THR         0         0x0           0x0055[0:3]         FAST_OOF0_CLR_THR         3         0x3           0x0056[0:3]         FAST_OOF1_CLR_THR         0         0x0           0x0057[0:3]         FAST_OOF2_CLR_THR         0         0x0           0x0057[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0059[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0059[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0059[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0059[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0059[1:3]         FAST_OOF3_DETWIN_SEL         0         0x0           0x0059[1:3]         FAST_OOF3_DETWIN_SEL         0         0x0           0x0059[1:3]         FAST_OOF3_DETWIN_SEL         0         0x0           0x0056[0:25]         OOF0_RATIO_REF <td></td> <td>OOF1_CLR_THR</td> <td>0</td> <td></td>		OOF1_CLR_THR	0	
0x004F[0:2]         00F2_DETWIN_SEL         0         0x0           0x0051[0:3]         FAST_OOF0_SET_THR         3         0x3           0x0052[0:3]         FAST_OOF1_SET_THR         0         0x0           0x0053[0:3]         FAST_OOF2_SET_THR         0         0x0           0x0054[0:3]         FAST_OOF3_SET_THR         0         0x0           0x0055[0:3]         FAST_OOF0_CLR_THR         3         0x3           0x0055[0:3]         FAST_OOF1_CLR_THR         0         0x0           0x0057[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0057[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0059[0:3]         FAST_OOF3_DETWIN_SEL         0         0x0           0x0059[1:3]         FAST_OOF3_DETWIN_SEL         0         0x0           0x0059[6:7]         FAST_OOF3_DETWIN_SEL         0         0x0           0x0056[0:25]         OOF0_RATIO_REF <td></td> <td>OOF2_CLR_THR</td> <td>0</td> <td></td>		OOF2_CLR_THR	0	
0x004F[0:2]         00F2_DETWIN_SEL         0         0x0           0x0051[0:3]         FAST_OOF0_SET_THR         3         0x3           0x0052[0:3]         FAST_OOF1_SET_THR         0         0x0           0x0053[0:3]         FAST_OOF2_SET_THR         0         0x0           0x0054[0:3]         FAST_OOF3_SET_THR         0         0x0           0x0055[0:3]         FAST_OOF0_CLR_THR         3         0x3           0x0056[0:3]         FAST_OOF1_CLR_THR         0         0x0           0x0057[0:3]         FAST_OOF2_CLR_THR         0         0x0           0x0057[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0059[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0059[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0059[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0059[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0059[1:3]         FAST_OOF3_DETWIN_SEL         0         0x0           0x0059[1:3]         FAST_OOF3_DETWIN_SEL         0         0x0           0x0059[1:3]         FAST_OOF3_DETWIN_SEL         0         0x0           0x0056[0:25]         OOF0_RATIO_REF <td></td> <td>OOFO DETWIN SEL</td> <td>U</td> <td></td>		OOFO DETWIN SEL	U	
0x004F[0:2]         00F2_DETWIN_SEL         0         0x0           0x0051[0:3]         FAST_OOF0_SET_THR         3         0x3           0x0052[0:3]         FAST_OOF1_SET_THR         0         0x0           0x0053[0:3]         FAST_OOF2_SET_THR         0         0x0           0x0054[0:3]         FAST_OOF3_SET_THR         0         0x0           0x0055[0:3]         FAST_OOF0_CLR_THR         3         0x3           0x0056[0:3]         FAST_OOF1_CLR_THR         0         0x0           0x0057[0:3]         FAST_OOF2_CLR_THR         0         0x0           0x0057[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0059[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0059[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0059[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0059[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0059[1:3]         FAST_OOF3_DETWIN_SEL         0         0x0           0x0059[1:3]         FAST_OOF3_DETWIN_SEL         0         0x0           0x0059[1:3]         FAST_OOF3_DETWIN_SEL         0         0x0           0x0056[0:25]         OOF0_RATIO_REF <td></td> <td>OOFO_DETWIN_SEL</td> <td>0</td> <td></td>		OOFO_DETWIN_SEL	0	
0x004F[4:6]         OOF3_DETWIN_SEL         0         0x0           0x0051[0:3]         FAST_OOF0_SET_THR         3         0x3           0x0052[0:3]         FAST_OOF1_SET_THR         0         0x0           0x0053[0:3]         FAST_OOF2_SET_THR         0         0x0           0x0055[0:3]         FAST_OOF3_SET_THR         0         0x0           0x0055[0:3]         FAST_OOF1_CLR_THR         0         0x0           0x0057[0:3]         FAST_OOF2_CLR_THR         0         0x0           0x0058[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0059[0:1]         FAST_OOF2_DETWIN_SEL         0         0x0           0x0059[0:1]         FAST_OOF3_DETWIN_SEL         0         0x0           0x0059[0:2]         FAST_OOF3_DETWIN_SEL         0         0x0           0x0052[0:25]         OOF0_RATIO_REF         0         0x00000000           0x0062[0:25]         OOF3_RATIO_RE		OOF2 DETWIN_SEL	0	
0x0051[0:3]         FAST_OOF0_SET_THR         3         0x3           0x0052[0:3]         FAST_OOF1_SET_THR         0         0x0           0x0053[0:3]         FAST_OOF2_SET_THR         0         0x0           0x0054[0:3]         FAST_OOF3_SET_THR         0         0x0           0x0055[0:3]         FAST_OOF0_CLR_THR         3         0x3           0x0056[0:3]         FAST_OOF1_CLR_THR         0         0x0           0x0057[0:3]         FAST_OOF2_CLR_THR         0         0x0           0x0058[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0059[0:1]         FAST_OOF0_DETWIN_SEL         3         0x3           0x0059[0:1]         FAST_OOF1_DETWIN_SEL         0         0x0           0x0059[2:3]         FAST_OOF2_DETWIN_SEL         0         0x0           0x0059[6:7]         FAST_OOF3_DETWIN_SEL         0         0x0           0x0059[6:7]         FAST_OOF3_DETWIN_SEL         0         0x0           0x0059[0:25]         OOF0_RATIO_REF         16777216         0x1000000           0x0062[0:25]         OOF1_RATIO_REF         0         0x0000000           0x0092[1]         LOL_FST_EN         0         0x0000000           0x0093[4:7] <td< td=""><td></td><td>OOF3 DETWIN SEL</td><td>0</td><td></td></td<>		OOF3 DETWIN SEL	0	
0x0052[0:3]         FAST_OOF1_SET_THR         0         0x0           0x0053[0:3]         FAST_OOF2_SET_THR         0         0x0           0x0054[0:3]         FAST_OOF3_SET_THR         0         0x0           0x0055[0:3]         FAST_OOF0_CLR_THR         3         0x3           0x0056[0:3]         FAST_OOF1_CLR_THR         0         0x0           0x0057[0:3]         FAST_OOF2_CLR_THR         0         0x0           0x0058[0:3]         FAST_OOF3_CLR_THR         0         0x0           0x0059[0:1]         FAST_OOF1_DETWIN_SEL         3         0x3           0x0059[2:3]         FAST_OOF1_DETWIN_SEL         0         0x0           0x0059[4:5]         FAST_OOF2_DETWIN_SEL         0         0x0           0x0059[6:7]         FAST_OOF3_DETWIN_SEL         0         0x0           0x0059[6:7]         FAST_OOF3_DETWIN_SEL         0         0x0           0x0058[0:25]         OOF0_RATIO_REF         16777216         0x1000000           0x0052[0:25]         OOF1_RATIO_REF         0         0x0000000           0x0062[0:25]         OOF3_RATIO_REF         0         0x0000000           0x0092[1]         LOL_FST_EN         0         0x0           0x0093[4:7]         L		FAST_OOFO_SET_THR	3	
0x0054[0:3]       FAST_OOF3_SET_THR       0       0x0         0x0055[0:3]       FAST_OOF0_CLR_THR       3       0x3         0x0056[0:3]       FAST_OOF1_CLR_THR       0       0x0         0x0057[0:3]       FAST_OOF2_CLR_THR       0       0x0         0x0058[0:3]       FAST_OOF3_CLR_THR       0       0x0         0x0059[0:1]       FAST_OOF0_DETWIN_SEL       3       0x3         0x0059[2:3]       FAST_OOF1_DETWIN_SEL       0       0x0         0x0059[2:3]       FAST_OOF2_DETWIN_SEL       0       0x0         0x0059[2:3]       FAST_OOF2_DETWIN_SEL       0       0x0         0x0059[2:3]       FAST_OOF3_DETWIN_SEL       0       0x0         0x0059[6:7]       FAST_OOF3_DETWIN_SEL       0       0x0         0x0054[0:25]       OOF0_RATIO_REF       16777216       0x1000000         0x005E[0:25]       OOF1_RATIO_REF       0       0x0000000         0x006E[0:25]       OOF2_RATIO_REF       0       0x0000000         0x0092[1]       LOL_FST_EN       0       0x0         0x00992[1]       LOL_FST_DETWIN_SEL       0       0x0         0x0095[2:3]       LOL_FST_VALWIN_SEL       0       0x0         0x0096[4:7]       LOL_		FAST_00F1_SET_THR	0	
0x0055[0:3]       FAST_0OF0_CLR_THR       3       0x3         0x0056[0:3]       FAST_0OF1_CLR_THR       0       0x0         0x0057[0:3]       FAST_0OF2_CLR_THR       0       0x0         0x0058[0:3]       FAST_0OF3_CLR_THR       0       0x0         0x0059[0:1]       FAST_0OF0_DETWIN_SEL       3       0x3         0x0059[2:3]       FAST_0OF1_DETWIN_SEL       0       0x0         0x0059[4:5]       FAST_0OF2_DETWIN_SEL       0       0x0         0x0059[4:5]       FAST_0OF3_DETWIN_SEL       0       0x0         0x0059[6:7]       FAST_0OF3_DETWIN_SEL       0       0x0         0x0054[0:25]       OOF0_RATIO_REF       16777216       0x1000000         0x005E[0:25]       OOF1_RATIO_REF       0       0x0000000         0x0062[0:25]       OOF2_RATIO_REF       0       0x0000000         0x0062[0:25]       OOF3_RATIO_REF       0       0x0000000         0x0092[1]       LOL_FST_DETWIN_SEL       0       0x0         0x0093[4:7]       LOL_FST_VALWIN_SEL       0       0x0         0x0094[4:7]       LOL_FST_SET_THR_SEL       0       0x0         0x0098[4:7]       LOL_SLW_DETWIN_SEL       0       0x0         0x0098[4:7]			0	
0x0056[0:3]       FAST_OOF1_CLR_THR       0       0x0         0x0057[0:3]       FAST_OOF2_CLR_THR       0       0x0         0x0058[0:3]       FAST_OOF3_CLR_THR       0       0x0         0x0059[0:1]       FAST_OOF0_DETWIN_SEL       3       0x3         0x0059[2:3]       FAST_OOF1_DETWIN_SEL       0       0x0         0x0059[4:5]       FAST_OOF2_DETWIN_SEL       0       0x0         0x0059[6:7]       FAST_OOF3_DETWIN_SEL       0       0x0         0x0054[0:25]       OOF0_RATIO_REF       16777216       0x1000000         0x005E[0:25]       OOF1_RATIO_REF       0       0x0000000         0x0062[0:25]       OOF2_RATIO_REF       0       0x0000000         0x0066[0:25]       OOF3_RATIO_REF       0       0x0000000         0x0092[1]       LOL_FST_EN       0       0x0         0x00993[4:7]       LOL_FST_DETWIN_SEL       0       0x0         0x0095[2:3]       LOL_FST_SET_THR_SEL       0       0x0         0x0096[4:7]       LOL_SLW_DETWIN_SEL       0       0x0         0x0098[4:7]       LOL_SLW_DETWIN_SEL       3       0x3         0x0099[2:3]       LOL_SLW_CLR_THR       0       0x0         0x004[4:7]       LOL_			0	
0x0057[0:3]       FAST_OOF2_CLR_THR       0       0x0         0x0058[0:3]       FAST_OOF3_CLR_THR       0       0x0         0x0059[0:1]       FAST_OOF0_DETWIN_SEL       3       0x3         0x0059[2:3]       FAST_OOF1_DETWIN_SEL       0       0x0         0x0059[4:5]       FAST_OOF2_DETWIN_SEL       0       0x0         0x0059[6:7]       FAST_OOF3_DETWIN_SEL       0       0x0         0x0054[0:25]       OOF0_RATIO_REF       16777216       0x1000000         0x005E[0:25]       OOF1_RATIO_REF       0       0x0000000         0x005E[0:25]       OOF2_RATIO_REF       0       0x0000000         0x006E[0:25]       OOF3_RATIO_REF       0       0x0000000         0x006E[0:25]       OOF3_RATIO_REF       0       0x0000000         0x0092[1]       LOL_FST_EN       0       0x0         0x00992[1]       LOL_FST_DETWIN_SEL       0       0x0         0x00995[2:3]       LOL_FST_VALWIN_SEL       0       0x0         0x0098[4:7]       LOL_FST_CLR_THR_SEL       0       0x0         0x0098[4:7]       LOL_SLW_DETWIN_SEL       3       0x3         0x0099[4:7]       LOL_SLW_DETWIN_SEL       0       0x0         0x0098[4:7]       <			3	
0x0058[0:3]       FAST_OOF3_CLR_THR       0       0x0         0x0059[0:1]       FAST_OOF0_DETWIN_SEL       3       0x3         0x0059[2:3]       FAST_OOF1_DETWIN_SEL       0       0x0         0x0059[4:5]       FAST_OOF2_DETWIN_SEL       0       0x0         0x0059[6:7]       FAST_OOF3_DETWIN_SEL       0       0x0         0x0055[0:25]       OOF0_RATIO_REF       16777216       0x1000000         0x005E[0:25]       OOF1_RATIO_REF       0       0x00000000         0x006E[0:25]       OOF2_RATIO_REF       0       0x00000000         0x0092[1]       LOL_FST_EN       0       0x0         0x0093[4:7]       LOL_FST_EN       0       0x0         0x0093[4:7]       LOL_FST_VALWIN_SEL       0       0x0         0x0096[4:7]       LOL_FST_SET_THR_SEL       0       0x0         0x0098[4:7]       LOL_SLW_DETWIN_SEL       0       0x0         0x0098[4:7]       LOL_SLW_DETWIN_SEL       0       0x0         0x0098[4:7]       LOL_SLW_VALWIN_SEL       0       0x0         0x0099[2:3]       LOL_SLW_VALWIN_SEL       0       0x0         0x0096[4:7]       LOL_SLW_CLR_THR       0       0x0         0x004[1]       LOL_SLW_CLR_TH			0	
0x0059[0:1]         FAST_OOF0_DETWIN_SEL         3         0x3           0x0059[2:3]         FAST_OOF1_DETWIN_SEL         0         0x0           0x0059[4:5]         FAST_OOF2_DETWIN_SEL         0         0x0           0x0059[6:7]         FAST_OOF3_DETWIN_SEL         0         0x0           0x0054[0:25]         OOF0_RATIO_REF         16777216         0x1000000           0x005E[0:25]         OOF1_RATIO_REF         0         0x00000000           0x0062[0:25]         OOF2_RATIO_REF         0         0x00000000           0x0066[0:25]         OOF3_RATIO_REF         0         0x00000000           0x0092[1]         LOL_FST_EN         0         0x0           0x0093[4:7]         LOL_FST_DETWIN_SEL         0         0x0           0x0095[2:3]         LOL_FST_VALWIN_SEL         0         0x0           0x0098[4:7]         LOL_FST_CLR_THR_SEL         0         0x0           0x0098[4:7]         LOL_SLW_DETWIN_SEL         0         0x3           0x0098[4:7]         LOL_SLW_DETWIN_SEL         0         0x3           0x0099[4:7]         LOL_SLW_SET_THR         2         0x2           0x004[4:7]         LOL_SLW_SET_THR         2         0x2           0x004[7:7]         <				
0x0059[2:3]       FAST_OOF1_DETWIN_SEL       0       0x0         0x0059[4:5]       FAST_OOF2_DETWIN_SEL       0       0x0         0x0059[6:7]       FAST_OOF3_DETWIN_SEL       0       0x0         0x005A[0:25]       OOF0_RATIO_REF       16777216       0x1000000         0x005E[0:25]       OOF1_RATIO_REF       0       0x0000000         0x0062[0:25]       OOF2_RATIO_REF       0       0x0000000         0x0066[0:25]       OOF3_RATIO_REF       0       0x0000000         0x0092[1]       LOL_FST_EN       0       0x0         0x0093[4:7]       LOL_FST_DETWIN_SEL       0       0x0         0x0095[2:3]       LOL_FST_VALWIN_SEL       0       0x0         0x0098[4:7]       LOL_FST_SET_THR_SEL       0       0x0         0x0098[4:7]       LOL_FST_CLR_THR_SEL       0       0x0         0x0098[4:7]       LOL_SLW_DETWIN_SEL       3       0x3         0x0099[2:3]       LOL_SLW_VALWIN_SEL       0       0x0         0x0096[4:7]       LOL_SLW_SET_THR       2       0x2         0x0004[4:7]       LOL_SLW_CLR_THR       0       0x0         0x004[1]       LOL_TIMER_EN       1       0x1         0x004[1]       LOL_CLR_DELAY <td>0x0050[0:3]</td> <td>FAST OOFO DETWIN SEL</td> <td></td> <td></td>	0x0050[0:3]	FAST OOFO DETWIN SEL		
0x0059[4:5]       FAST_OOF2_DETWIN_SEL       0       0x0         0x0059[6:7]       FAST_OOF3_DETWIN_SEL       0       0x0         0x005A[0:25]       OOF0_RATIO_REF       16777216       0x1000000         0x005E[0:25]       OOF1_RATIO_REF       0       0x0000000         0x0062[0:25]       OOF2_RATIO_REF       0       0x0000000         0x0066[0:25]       OOF3_RATIO_REF       0       0x0000000         0x0092[1]       LOL_FST_BETWIN_SEL       0       0x0         0x0093[4:7]       LOL_FST_DETWIN_SEL       0       0x0         0x0095[2:3]       LOL_FST_SET_THR_SEL       0       0x0         0x0098[4:7]       LOL_FST_CLR_THR_SEL       0       0x0         0x0098[4:7]       LOL_SLW_DETWIN_SEL       3       0x3         0x0098[4:7]       LOL_SLW_VALWIN_SEL       0       0x0         0x009E[4:7]       LOL_SLW_SET_THR       2       0x2         0x00A0[4:7]       LOL_SLW_CLR_THR       0       0x0         0x00A2[1]       LOL_TIMER_EN       1       0x1         0x00A8[0:34]       LOL_CLR_DELAY       559171       0x000088843				
0x005A[0:25]         OOFO_RATIO_REF         16777216         0x1000000           0x005E[0:25]         OOF1_RATIO_REF         0         0x0000000           0x0062[0:25]         OOF2_RATIO_REF         0         0x0000000           0x0066[0:25]         OOF3_RATIO_REF         0         0x0000000           0x0092[1]         LOL_FST_BETWIN_SEL         0         0x0           0x0093[4:7]         LOL_FST_DETWIN_SEL         0         0x0           0x0095[2:3]         LOL_FST_VALWIN_SEL         0         0x0           0x0098[4:7]         LOL_FST_SET_THR_SEL         0         0x0           0x0098[4:7]         LOL_FST_CLR_THR_SEL         0         0x0           0x0098[4:7]         LOL_SLW_DETWIN_SEL         3         0x3           0x009D[2:3]         LOL_SLW_VALWIN_SEL         0         0x0           0x009E[4:7]         LOL_SLW_SET_THR         2         0x2           0x00A0[4:7]         LOL_SLW_CLR_THR         0         0x0           0x00A2[1]         LOL_TIMER_EN         1         0x1           0x00A8[0:34]         LOL_CLR_DELAY         559171         0x000088843				
0x005E[0:25]       00F1_RATIO_REF       0       0x0000000         0x0062[0:25]       00F2_RATIO_REF       0       0x0000000         0x0092[1]       LOL_FST_EN       0       0x0         0x0093[4:7]       LOL_FST_DETWIN_SEL       0       0x0         0x0095[2:3]       LOL_FST_VALWIN_SEL       0       0x0         0x0096[4:7]       LOL_FST_SET_THR_SEL       0       0x0         0x0098[4:7]       LOL_FST_CLR_THR_SEL       0       0x0         0x0098[4:7]       LOL_SLOW_EN_PLL       1       0x1         0x0098[4:7]       LOL_SLW_DETWIN_SEL       3       0x3         0x0090[2:3]       LOL_SLW_VALWIN_SEL       0       0x0         0x0090[4:7]       LOL_SLW_SET_THR       2       0x2         0x0042[1]       LOL_SLW_CLR_THR       0       0x0         0x0048[0:34]       LOL_CLR_DELAY       559171       0x0000088843				
0x0062[0:25]         OOF2_RATIO_REF         0         0x0000000           0x0066[0:25]         OOF3_RATIO_REF         0         0x0000000           0x0092[1]         LOL_FST_EN         0         0x0           0x0093[4:7]         LOL_FST_DETWIN_SEL         0         0x0           0x0095[2:3]         LOL_FST_VALWIN_SEL         0         0x0           0x0096[4:7]         LOL_FST_SET_THR_SEL         0         0x0           0x0098[4:7]         LOL_FST_CLR_THR_SEL         0         0x0           0x0098[4:7]         LOL_SLOW_EN_PLL         1         0x1           0x009B[4:7]         LOL_SLW_DETWIN_SEL         3         0x3           0x009D[2:3]         LOL_SLW_VALWIN_SEL         0         0x0           0x0042[4:7]         LOL_SLW_SET_THR         2         0x2           0x0042[1]         LOL_TIMER_EN         1         0x1           0x0048[0:34]         LOL_CLR_DELAY         559171         0x0000088843				
0x0066[0:25]       00F3_RATIO_REF       0       0x0000000         0x0092[1]       LOL_FST_EN       0       0x0         0x0093[4:7]       LOL_FST_DETWIN_SEL       0       0x0         0x0095[2:3]       LOL_FST_VALWIN_SEL       0       0x0         0x0096[4:7]       LOL_FST_SET_THR_SEL       0       0x0         0x0098[4:7]       LOL_FST_CLR_THR_SEL       0       0x0         0x0098[4:7]       LOL_SLOW_EN_PLL       1       0x1         0x0098[4:7]       LOL_SLW_DETWIN_SEL       3       0x3         0x0090[2:3]       LOL_SLW_VALWIN_SEL       0       0x0         0x0090[4:7]       LOL_SLW_SET_THR       2       0x2         0x0040[4:7]       LOL_SLW_CLR_THR       0       0x0         0x0042[1]       LOL_TIMER_EN       1       0x1         0x0048[0:34]       LOL_CLR_DELAY       559171       0x000088843			=	
0x0092[1]       LOL_FST_EN       0       0x0         0x0093[4:7]       LOL_FST_DETWIN_SEL       0       0x0         0x0095[2:3]       LOL_FST_VALWIN_SEL       0       0x0         0x0096[4:7]       LOL_FST_SET_THR_SEL       0       0x0         0x0098[4:7]       LOL_FST_CLR_THR_SEL       0       0x0         0x009A[1]       LOL_SLOW_EN_PLL       1       0x1         0x009B[4:7]       LOL_SLW_DETWIN_SEL       3       0x3         0x009D[2:3]       LOL_SLW_VALWIN_SEL       0       0x0         0x009E[4:7]       LOL_SLW_SET_THR       2       0x2         0x00A0[4:7]       LOL_SLW_CLR_THR       0       0x0         0x00A2[1]       LOL_TIMER_EN       1       0x1         0x00A8[0:34]       LOL_CLR_DELAY       559171       0x000088843	0x0062[0:25]			
0x0093[4:7]       LOL_FST_DETWIN_SEL       0       0x0         0x0095[2:3]       LOL_FST_VALWIN_SEL       0       0x0         0x0096[4:7]       LOL_FST_SET_THR_SEL       0       0x0         0x0098[4:7]       LOL_FST_CLR_THR_SEL       0       0x0         0x009A[1]       LOL_SLOW_EN_PLL       1       0x1         0x009B[4:7]       LOL_SLW_DETWIN_SEL       3       0x3         0x009D[2:3]       LOL_SLW_VALWIN_SEL       0       0x0         0x009E[4:7]       LOL_SLW_SET_THR       2       0x2         0x00A0[4:7]       LOL_SLW_CLR_THR       0       0x0         0x00A2[1]       LOL_TIMER_EN       1       0x1         0x00A8[0:34]       LOL_CLR_DELAY       559171       0x000088843				
0x0095[2:3]       LOL_FST_VALWIN_SEL       0       0x0         0x0096[4:7]       LOL_FST_SET_THR_SEL       0       0x0         0x0098[4:7]       LOL_FST_CLR_THR_SEL       0       0x0         0x009A[1]       LOL_SLOW_EN_PLL       1       0x1         0x009B[4:7]       LOL_SLW_DETWIN_SEL       3       0x3         0x009D[2:3]       LOL_SLW_VALWIN_SEL       0       0x0         0x009E[4:7]       LOL_SLW_SET_THR       2       0x2         0x00A0[4:7]       LOL_SLW_CLR_THR       0       0x0         0x00A2[1]       LOL_TIMER_EN       1       0x1         0x00A8[0:34]       LOL_CLR_DELAY       559171       0x000088843				
0x0098[4:7]       LOL_FST_CLR_THR_SEL       0       0x0         0x009A[1]       LOL_SLOW_EN_PLL       1       0x1         0x009B[4:7]       LOL_SLW_DETWIN_SEL       3       0x3         0x009D[2:3]       LOL_SLW_VALWIN_SEL       0       0x0         0x009E[4:7]       LOL_SLW_SET_THR       2       0x2         0x00A0[4:7]       LOL_SLW_CLR_THR       0       0x0         0x00A2[1]       LOL_TIMER_EN       1       0x1         0x00A8[0:34]       LOL_CLR_DELAY       559171       0x000088843				
0x009A[1]       LOL_SLOW_EN_PLL       1       0x1         0x009B[4:7]       LOL_SLW_DETWIN_SEL       3       0x3         0x009D[2:3]       LOL_SLW_VALWIN_SEL       0       0x0         0x009E[4:7]       LOL_SLW_SET_THR       2       0x2         0x00A0[4:7]       LOL_SLW_CLR_THR       0       0x0         0x00A2[1]       LOL_TIMER_EN       1       0x1         0x00A8[0:34]       LOL_CLR_DELAY       559171       0x000088843				
0x009B[4:7]       LOL_SLW_DETWIN_SEL       3       0x3         0x009D[2:3]       LOL_SLW_VALWIN_SEL       0       0x0         0x009E[4:7]       LOL_SLW_SET_THR       2       0x2         0x00A0[4:7]       LOL_SLW_CLR_THR       0       0x0         0x00A2[1]       LOL_TIMER_EN       1       0x1         0x00A8[0:34]       LOL_CLR_DELAY       559171       0x000088843				
0x009D[2:3]       LOL_SLW_VALWIN_SEL       0       0x0         0x009E[4:7]       LOL_SLW_SET_THR       2       0x2         0x00A0[4:7]       LOL_SLW_CLR_THR       0       0x0         0x00A2[1]       LOL_TIMER_EN       1       0x1         0x00A8[0:34]       LOL_CLR_DELAY       559171       0x000088843			1	
0x009E[4:7]       LOL_SLW_SET_THR       2       0x2         0x00A0[4:7]       LOL_SLW_CLR_THR       0       0x0         0x00A2[1]       LOL_TIMER_EN       1       0x1         0x00A8[0:34]       LOL_CLR_DELAY       559171       0x000088843				
0x00A0[4:7]       LOL_SLW_CLR_THR       0       0x0         0x00A2[1]       LOL_TIMER_EN       1       0x1         0x00A8[0:34]       LOL_CLR_DELAY       559171       0x000088843				
0x00A2[1] LOL_TIMER_EN 1 0x1 0x00A8[0:34] LOL_CLR_DELAY 559171 0x000088843				
0x00A8[0:34] LOL_CLR_DELAY 559171 0x000088843				
0x0102[0] OUTALL_DISABLE_LOW 1 0x1	0x00A8[0:34]		559171	0x000088843
	0x0102[0]	OUTALL_DISABLE_LOW	1	0x1



Page 6 of 9



Page 7 of 9

0.012450.27	OUTE MUY CEL	2	0.43
0x0124[0:2] 0x0124[6:7]	OUT5_MUX_SEL OUT5_INV	2 0	0x2 0x0
0x0124[0.7] 0x0126[0]		0	0x0 0x0
0x0126[1]	OUT6_PDN OUT6_OE	1	0x1
0x0126[1] 0x0126[2]	OUT6_RDIV_FORCE2	0	0x0
0x0120[2] 0x0127[0:2]	OUT6_FORMAT	1	0x0 0x1
0x0127[0.2] 0x0127[3]		1	0x1
0x0127[3]	OUT6_SYNC_EN OUT6_DIS_STATE	0	0x0
0x0127[4:3] 0x0127[6:7]	OUT6_CMOS_DRV	0	0x0
0x0127[0:7]	OUT6_CM	13	0xD
0x0128[4:6]	OUT6_AMPL		0x3
0x0120[4:0] 0x0129[0:2]	OUT6_MUX_SEL	3 3	0x3
0x0129[6:7]	OUT6_INV	0	0x0
0x012B[0]	OUT7_PDN	ŏ	0x0
0x012B[1]	OUT7_OE	ĭ	0x1
0x012B[2]	OUT7_RDIV_FORCE2	1	0x1
0x012C[0:2]	OUT7_FORMAT	1	0x1
0x012C[3]	OUT7_SYNC_EN	$\overline{1}$	0x1
0x012C[4:5]	OUT7_DIS_STATE	0	0x0
0x012c[6:7]	OUT7_CMOS_DRV	0	0x0
0x012D[0:3]	OUT7_CM	13	0xD
0x012D[4:6]	OUT7_AMPL	3	0x3
0x012E[0:2]	OUT7_MUX_SEL	1	0x1
0x012E[6:7]	OUT7_INV	0	0x0
0x0130[0]	OUT8_PDN	0	0x0
0x0130[1]	OUT8_OE	1	0x1
0x0130[2]	OUT8_RDIV_FORCE2	0	0x0
0x0131[0:2]	OUT8_FORMAT	1	0x1
0x0131[3]	OUT8_SYNC_EN	1	0x1
0x0131[4:5]	OUT8_DIS_STATE	0	0x0
0x0131[6:7]	OUT8_CMOS_DRV	0	0x0
0x0132[0:3]	OUT8_CM	13	0xD
0x0132[4:6]	OUT8_AMPL	3	0x3
0x0133[0:2]	OUT8_MUX_SEL	0	0x0
0x0133[6:7]	OUT8_INV	0	0x0
0x013A[0]	OUT9_PDN	1	0x1
0x013A[1]	OUT9_OE	0	0x0
0x013A[2]	OUT9_RDIV_FORCE2	0	0x0
0x013B[0:2]	OUT9_FORMAT	1 1	0x1
0x013B[3]	OUT9_SYNC_EN	0	0x1
0x013B[4:5] 0x013B[6:7]	OUT9_DIS_STATE	0	0x0 0x0
0x0136[0:7] 0x013C[0:3]	OUT9_CMOS_DRV OUT9_CM	11	0x8
0x013C[0.3] 0x013C[4:6]	OUT9_CM OUT9_AMPL	3	0x3
0x013C[4:0]	OUT9_MUX_SEL	0	0x0
0x013D[6:7]	OUT9_INV	Ŏ	0x0
0x013F[0:11]	OUTX_ALWAYS_ON	ŏ	0x000
0x0141[1]	OUT_DIS_MSK	Ö	0x0
0x0141[5]	OUT_DIS_LOL_MSK	Ö	0x0
0x0141[6]	OUT_DIS_LOSXAXB_MSK	ĺ	0x1
0x0141[7]	OUT_DIS_MSK_LOS_PFD	0	0x0
0x0142[1]	OUT_DIS_MSK_LOL	ĺ	0x1
0x0142 [5]	OUT_DIS_MSK_HOLD	1	0x1
0x0202[0:31]	XAXB_FREQ_OFFSET	0	0x00000000
0x0206[0:1]	PXAXB	0	0x0
0x0208[0:47]	PO_NUM	13	0x000000000D
0x020E[0:31]	PO_DEN	1	0x00000001
0x0212[0:47]	P1_NUM	0	0×00000000000
0x0218[0:31]	P1_DEN	0	0×00000000
0x021c[0:47]	P2_NUM	0	0x00000000000
0x0222[0:31]	P2_DEN	0	0x0000000
0x0226[0:47]	P3_NUM	0	0x00000000000
0x022C[0:31]	P3_DEN	0	0x0000000
0x0231[0:3]	PO_FRACN_MODE	1	0x1



Page 8 of 9

0x0231[4] 0x0232[0:3] 0x0232[4] 0x0233[0:3] 0x0233[4] 0x0234[0:3] 0x0234[4] 0x0235[0:43] 0x0234[0:23] 0x024A[0:23] 0x0250[0:23] 0x0250[0:23] 0x0256[0:23] 0x0256[0:23] 0x0256[0:23] 0x0256[0:23] 0x0256[0:23] 0x0256[0:23] 0x0256[0:23] 0x0268[0:7] 0x0268[0:7] 0x026B[0:7] 0x026B[0:7] 0x026B[0:7] 0x026B[0:7] 0x0270[0:7] 0x0270[0:7] 0x0270[0:7] 0x0301[0:43] 0x0313[0:31] 0x0315[0] 0x0301[0] 0x031[0]	PO_FRACN_EN P1_FRACN_MODE P1_FRACN_EN P2_FRACN_MODE P2_FRACN_EN P3_FRACN_EN P3_FRACN_EN MXAXB_NUM MXAXB_NUM MXAXB_DEN RO_REG R1_REG R2_REG R3_REG R4_REG R5_REG R6_REG R7_REG R8_REG R9_REG DESIGN_ID1 DESIGN_ID2 DESIGN_ID3 DESIGN_ID4 DESIGN_ID5 DESIGN_ID4 DESIGN_ID5 DESIGN_ID6 DESIGN_ID7 NO_NUM NO_DEN NO_UPDATE N1_NUM N1_DEN N1_UPDATE N2_NUM N1_DEN N1_UPDATE N2_NUM N2_DEN N3_UPDATE N3_NUM N3_DEN N3_UPDATE N4_NUM N4_DEN N4_UPDATE N4_NUM N4_DEN N4_UPDATE N2_FSTEPW N4_FSTEPW N1_FSTEPW N1_DELAY	0 1 0 1 0 601295421440 2147483648 4 3 4 0 0 4 4 2 1 1 0 19 0 48 56 48 56 45 48 50 65 30064771072 2147483648 0 120259084288 2684354560 0 234881024000 2717908992 0 146800640000 3305111552 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0x0 0x1 0x0 0x1 0x0 0x1 0x0 0x1 0x0 0x0
0x0509[0:5]	BW1_PLL		



Page 9 of 9

0x0B46[0:3]       LOS_CLK_DIS       0       0x0         0x0B47[0:4]       00F_CLK_DIS       0       0x00         0x0B48[0:4]       00F_DIV_CLK_DIS       14       0x0E         0x0B4A[0:4]       N_CLK_DIS       16       0x10	0x0B47[0:4]	OOF_CLK_DIS	0	0x00
	0x0B48[0:4]	OOF_DIV_CLK_DIS	14	0x0E

This datasheet addendum is provided as supplemental information to the Si5345X datasheet, located at <a href="https://www.silabs.com/timing">www.silabs.com/timing</a>. You can search for and download any datasheet addendum for ClockBuilder Pro generated custom part numbers. Go to <a href="http://www.silabs.com/custom-timing">http://www.silabs.com/custom-timing</a> for more information.

Silicon Laboratories 400 West Cesar Chavez Austin, TX 78701 Phone (512) 416-8500 www.silabs.com