

October 1987 Revised January 1999

CD4020BC • CD4040BC • CD4060BC

- 14-Stage Ripple Carry Binary Counters •
- 12-Stage Ripple Carry Binary Counters •
- 14-Stage Ripple Carry Binary Counters

General Description

The CD4020BC, CD4060BC are 14-stage ripple carry binary counters, and the CD4040BC is a 12-stage ripple carry binary counter. The counters are advanced one count on the negative transition of each clock pulse. The counters are reset to the zero state by a logical "1" at the reset input independent of clock.

Features

- Wide supply voltage range: 1.0V to 15V
- High noise immunity: 0.45 V_{DD} (typ.)
- Low power TTL compatibility: Fan out of 2 driving 74L
- or 1 driving 74LS
- Medium speed operation: 8 MHz typ. at $V_{DD} = 10V$
- Schmitt trigger clock input


Ordering Code:

Order Number	Package Number	Package Description
CD4020BCM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
CD4020BCN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
CD4040BCM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
CD4040BCSJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
CD4040BCN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
CD4060BCM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
CD4060BCN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide


Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.


Connection Diagrams

Pin Assignments for DIP and SOIC CD4020BC




Pin Assignments for DIP, SOIC and SOP CD4040BC





CD4060B Typical Oscillator Connections



Absolute Maximum Ratings(Note 1)

(Note 2)

Package Dissipation (P_D)

Dual-In-Line 700 mW Small Outline 500 mW

Lead Temperature (T_L)

(Soldering, 10 seconds) 260°C

Recommended Operating Conditions

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Recommended Operating Conditions" and "Electrical Characteristics" provide conditions for actual device operation.

Note 2: V_{SS} = 0V unless otherwise specified.

DC Electrical Characteristics (Note 2)

Symbol	Parameter	Conditions	-40°C		+25°C			+85°C		Units
Syllibol	Farameter	Conditions	Min	Max	Min	Тур	Max	Min	Max	Units
I _{DD}	Quiescent Device Current	$V_{DD} = 5V$, $V_{IN} = V_{DD}$ or V_{SS}		20			20		150	μΑ
		$V_{DD} = 10V$, $V_{IN} = V_{DD}$ or V_{SS}		40			40		300	μΑ
		$V_{DD} = 15V$, $V_{IN} = V_{DD}$ or V_{SS}		80			80		600	μΑ
V _{OL}	LOW Level Output Voltage	$V_{DD} = 5V$		0.05		0	0.05		0.05	V
		$V_{DD} = 10V$		0.05		0	0.05		0.05	V
		$V_{DD} = 15V$		0.05		0	0.05		0.05	V
V _{OH}	HIGH Level Output Voltage	$V_{DD} = 5V$	4.95		4.95	5		4.95		V
		$V_{DD} = 10V$	9.95		9.95	10		9.95		V
		$V_{DD} = 15V$	14.95		14.95	15		14.95		V
V _{IL}	LOW Level Input Voltage	$V_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V$		1.5		2	1.5		1.5	V
		$V_{DD} = 10V, V_{O} = 1.0V \text{ or } 9.0V$		3.0		4	3.0		3.0	V
		$V_{DD} = 15V, V_{O} = 1.5V \text{ or } 13.5V$		4.0		6	4.0		4.0	V
V _{IH}	HIGH Level Input Voltage	$V_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V$	3.5		3.5	3		3.5		V
		$V_{DD} = 10V, V_{O} = 1.0V \text{ or } 9.0V$	7.0		7.0	6		7.0		V
		$V_{DD} = 15V, V_{O} = 1.5V \text{ or } 13.5V$	11.0		11.0	9		11.0		V
l _{OL}	LOW Level Output Current	$V_{DD} = 5V, V_{O} = 0.4V$	0.52		0.44	0.88		0.36		mA
	(Note 3)	$V_{DD} = 10V, V_{O} = 0.5V$	1.3		1.1	2.25		0.9		mA
		$V_{DD} = 15V, V_{O} = 1.5V$	3.6		3.0	8.8		2.4		mA
I _{OH}	HIGH Level Output Current	$V_{DD} = 5V, V_{O} = 4.6V$	-0.52		-0.44	-0.88		-0.36		mA
	(Note 3)	$V_{DD} = 10V, V_{O} = 9.5V$	-1.3		-1.1	-2.25		-0.9		mA
		$V_{DD} = 15V, V_{O} = 13.5V$	-3.6		-3.0	-8.8		-2.4		mA
I _{IN}	Input Current	$V_{DD} = 15V, V_{IN} = 0V$		-0.30		-10 ⁻⁵	-0.30		-1.0	μΑ
		$V_{DD} = 15V, V_{IN} = 15V$		0.30		10 ⁻⁵	0.30		1.0	μΑ

Note 3: Data does not apply to oscillator points ϕ_0 and $\overline{\phi_0}$ of CD4060BC. I_{OH} and I_{OL} are tested one output at a time.

$\begin{tabular}{lll} \textbf{AC Electrical Characteristics} & (Note 4) \\ \textbf{CD4020BC, CD4040BC T}_A = 25\,^{\circ}\text{C, C}_L = 50 \ pF, R}_L = 200 \ k, t_r = t_f = 20 \ ns, unless otherwise noted \\ \end{tabular}$


Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _{PHL1} , t _{PLH1}	Propagation Delay Time to Q ₁	$V_{DD} = 5V$		250	550	ns
		$V_{DD} = 10V$		100	210	ns
		$V_{DD} = 15V$		75	150	ns
t _{PHL} , t _{PLH}	Interstage Propagation Delay Time	$V_{DD} = 5V$		150	330	ns
	from Q_n to Q_{n+1}	$V_{DD} = 10V$		60	125	ns
		$V_{DD} = 15V$		45	90	ns
t _{THL} , t _{TLH}	Transition Time	$V_{DD} = 5V$		100	200	ns
		$V_{DD} = 10V$		50	100	ns
		$V_{DD} = 15V$		40	80	ns
t _{WL} , t _{WH}	Minimum Clock Pulse Width	$V_{DD} = 5V$		125	335	ns
		$V_{DD} = 10V$		50	125	ns
		$V_{DD} = 15V$		40	100	ns
t _{rCL} , t _{fCL}	Maximum Clock Rise and Fall Time	$V_{DD} = 5V$			No Limit	ns
		$V_{DD} = 10V$			No Limit	ns
		$V_{DD} = 15V$			No Limit	ns
f _{CL}	Maximum Clock Frequency	$V_{DD} = 5V$	1.5	4		MHz
		$V_{DD} = 10V$	4	10		MHz
		$V_{DD} = 15V$	5	12		MHz
t _{PHL(R)}	Reset Propagation Delay	$V_{DD} = 5V$		200	450	ns
		$V_{DD} = 10V$		100	210	ns
		$V_{DD} = 15V$		80	170	ns
t _{WH(R)}	Minimum Reset Pulse Width	$V_{DD} = 5V$		200	450	ns
		$V_{DD} = 10V$		100	210	ns
		$V_{DD} = 15V$		80	170	ns
C _{IN}	Average Input Capacitance	Any Input		5	7.5	pF
C _{PD}	Power Dissipation Capacitance			50		pF
	•					

Note 4: AC Parameters are guaranteed by DC correlated testing.


AC Electrical Characteristics (Note 5) CD4060BC $T_A = 25^{\circ}C$, $C_L = 50$ pF, $R_L = 200$ k, $t_r = t_f = 20$ ns, unless otherwise noted

t _{PHL4} , t _{PLH4} Propagation Delay Time to Q ₄ V _{DD} = 5V V _{DD} = 10V V _{DD} = 15V 550 200 1300 400 ns ns ns ns 150 t _{PHL} , t _{PLH} Interstage Propagation Delay Time from Q _n to Q _{n+1} V _{DD} = 5V V _{DD} = 10V V _{DD} = 15V 150 330 ns ns ns t _{THL} , t _{TLH} Transition Time V _{DD} = 15V V _{DD} = 10V V _{DD} = 10V V _{DD} = 15V 100 200 ns ns t _{WL} , t _{WH} Minimum Clock Pulse Width V _{DD} = 5V V _{DD} = 10V V _{DD} = 15V 170 500 ns ns t _{CL} , t _{fCL} Maximum Clock Rise and Fall Time V _{DD} = 15V V _{DD} = 5V V _{DD} = 10V V _{DD} = 15V No Limit ns No Limit ns No Limit ns No Limit ns No Limit ns No Limit ns No Limit ns t _{CL} , t _{fCL} Maximum Clock Frequency V _{DD} = 5V V _{DD} = 10V V _{DD} = 15V 1 3 MHz MHz t _{PHL} (R) Reset Propagation Delay V _{DD} = 5V V _{DD} = 10V V _{DD} = 15V 200 450 ns t _{WH} (R) Minimum Reset Pulse Width V _{DD} = 5V V _{DD} = 15V 200 450 ns t _{PD} Power Dissipation Capacitance April plut 5 7.5 pF p _P Power Dissipation Capacitance April plus </th <th>Symbol</th> <th>Parameter</th> <th>Conditions</th> <th>Min</th> <th>Тур</th> <th>Max</th> <th>Units</th>	Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _{PHL} , t _{PLH}	t _{PHL4} , t _{PLH4}	Propagation Delay Time to Q ₄	$V_{DD} = 5V$		550	1300	ns
tpHL, tpLH Interstage Propagation Delay Time from Qn to Qn+1 VDD = 5V VDD = 10V VDD = 15V 150 330 ns tTHL, tTLH Transition Time VDD = 5V VDD = 5V VDD = 10V VDD = 15V 100 200 ns tWL, tWH Minimum Clock Pulse Width VDD = 5V VDD = 15V 170 500 ns tWL, tWH Maximum Clock Rise and Fall Time VDD = 5V VDD = 15V 170 500 ns trCL, tCL Maximum Clock Rise and Fall Time VDD = 5V VDD = 10V VDD = 15V No Limit ns No Limit ns tCL Maximum Clock Frequency VDD = 5V VDD = 15V 1 3 MHz tPHL(R) Reset Propagation Delay VDD = 5V VDD = 15V 1 3 MHz tPHL(R) Reset Propagation Delay VDD = 5V VDD = 15V 200 450 ns tWH(R) Minimum Reset Pulse Width VDD = 5V VDD = 15V 200 450 ns tWH(R) Minimum Reset Pulse Width VDD = 5V VDD = 10V 200 450 ns tWH(R) Minimum Reset Pulse Width VDD = 5V DD = 15V 200 450 ns tWH(R) Minimum Reset Pulse Width PDD = 5V DD = 5V DD			$V_{DD} = 10V$		250	525	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			V _{DD} = 15V		200	400	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	t _{PHL} , t _{PLH}	Interstage Propagation Delay Time	$V_{DD} = 5V$		150	330	ns
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		from Q _n to Q _{n+1}	$V_{DD} = 10V$		60	125	ns
Vode			V _{DD} = 15V		45	90	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	t _{THL} , t _{TLH}	Transition Time	$V_{DD} = 5V$		100	200	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			$V_{DD} = 10V$		50	100	ns
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			$V_{DD} = 15V$		40	80	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	t _{WL} , t _{WH}	Minimum Clock Pulse Width	$V_{DD} = 5V$		170	500	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			$V_{DD} = 10V$		65	170	ns
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			$V_{DD} = 15V$		50	125	ns
VDD = 15V No Limit ns fCL Maximum Clock Frequency VDD = 5V 1 3 MHz VDD = 10V 3 8 MHz MHz tPHL(R) Reset Propagation Delay VDD = 5V 200 450 ns VDD = 10V 100 210 ns VDD = 15V 80 170 ns tWH(R) Minimum Reset Pulse Width VDD = 5V 200 450 ns VDD = 10V 100 210 ns VDD = 10V 100 210 ns VDD = 15V 80 170 ns CIN Average Input Capacitance Any Input 5 7.5 pF	t _{rCL} , t _{fCL}	Maximum Clock Rise and Fall Time	$V_{DD} = 5V$			No Limit	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			$V_{DD} = 10V$			No Limit	ns
Vode			$V_{DD} = 15V$			No Limit	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	f _{CL}	Maximum Clock Frequency	$V_{DD} = 5V$	1	3		MHz
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			$V_{DD} = 10V$	3	8		MHz
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			$V_{DD} = 15V$	4	10		MHz
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	t _{PHL(R)}	Reset Propagation Delay	$V_{DD} = 5V$		200	450	ns
$\begin{array}{cccccccccccccccccccccccccccccccccccc$			$V_{DD} = 10V$		100	210	ns
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			V _{DD} = 15V		80	170	ns
	t _{WH(R)}	Minimum Reset Pulse Width	$V_{DD} = 5V$		200	450	ns
C _{IN} Average Input Capacitance Any Input 5 7.5 pF			$V_{DD} = 10V$		100	210	ns
			V _{DD} = 15V		80	170	ns
C _{PD} Power Dissipation Capacitance 50 pF	C _{IN}	Average Input Capacitance	Any Input		5	7.5	pF
	C _{PD}	Power Dissipation Capacitance			50		pF

Note 5: AC Parameters are guaranteed by DC correlated testing.



Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com