

February 1984 Revised December 2003

# MM74HC4020 • MM74HC4040 14-Stage Binary Counter • 12-Stage Binary Counter

## **General Description**

The MM74HC4020, MM74HC4040, are high speed binary ripple carry counters. These counters are implemented utilizing advanced silicon-gate CMOS technology to achieve speed performance similar to LS-TTL logic while retaining the low power and high noise immunity of CMOS.

The MM74HC4020 is a 14 stage counter and the MM74HC4040 is a 12-stage counter. Both devices are incremented on the falling edge (negative transition) of the input clock, and all their outputs are reset to a low level by applying a logical high on their reset input.

These devices are pin equivalent to the CD4020 and CD4040 respectively. All inputs are protected from damage due to static discharge by protection diodes to  $V_{CC}$  and ground.

#### **Features**


- Typical propagation delay: 16 ns
- Wide operating voltage range: 2-6V
- Low input current: 1 µA maximum
- Low quiescent current: 80 µA maximum (74HC Series)
- Output drive capability: 10 LS-TTL loads


### **Ordering Code:**


Order Number	Package Number	Package Description
MM74HC4020M (Note 1)	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
MM74HC4020SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HC4020N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
MM74HC4040M (Note 1)	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
MM74HC4040SJ (Note 1)	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HC4040MTC (Note 1)	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HC4040N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Note 1: Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

## **Connection Diagrams**







# Absolute Maximum Ratings(Note 2)

(Note 3)

Supply Voltage (V <sub>CC</sub> )	-0.5 to $+7.0$ V
DC Input Voltage (V <sub>IN</sub> )	$-1.5$ to $V_{CC} + 1.5V$
DC Output Voltage (V <sub>OUT</sub> )	$-0.5$ to $V_{CC}$ $+0.5V$
Clamp Diode Current (I <sub>CD</sub> )	±20 mA
DC Output Current, per pin (I <sub>OUT</sub> )	±25 mA
DC $V_{CC}$ or GND Current, per pin ( $I_{CC}$ )	±50 mA
Storage Temperature Range (T <sub>STG</sub> )	$-65^{\circ}\text{C}$ to $+150^{\circ}\text{C}$
Power Dissipation (P <sub>D</sub> )	
(Note 4)	600 mW
S.O. Package only	500 mW
Lead Temperature (T <sub>L</sub> )	
(Soldering 10 seconds)	260°C

# **Recommended Operating Conditions**

	Min	Max	Units
Supply Voltage (V <sub>CC</sub> )	2	6	V
DC Input or Output Voltage	0	$V_{CC}$	V
$(V_{IN}, V_{OUT})$			
Operating Temperature Range (T <sub>A</sub> )	-40	+85	°C
Input Rise or Fall Times			
$(t_{r}, t_{f}) V_{CC} = 2.0V$		1000	ns
$V_{CC} = 4.5V$		500	ns
$V_{CC} = 6.0V$		400	ns

Note 2: Maximum Ratings are those values beyond which damage to the device may occur.

Note 3: Unless otherwise specified all voltages are referenced to ground.

Note 4: Power Dissipation temperature derating — plastic "N" package: – 12 mW/°C from 65°C to 85°C.

## DC Electrical Characteristics (Note 5)

Symbol	Parameter	Conditions	V <sub>CC</sub>	$T_A = 25^{\circ}C$		$T_A = -40 \text{ to } 85^{\circ}\text{C}$	$T_A = -55 \text{ to } 125^{\circ}\text{C}$	Units
Syllibol			▼CC	Тур	Typ Guaranteed Limits			Units
V <sub>IH</sub>	Minimum HIGH Level Input		2.0V		1.5	1.5	1.5	
	Voltage		4.5V		3.15	3.15	3.15	V
			6.0V		4.2	4.2	4.2	
V <sub>IL</sub>	Maximum LOW Level Input		2.0V		0.5	0.5	0.5	
	Voltage		4.5V		1.35	1.35	1.35	V
			6.0V		1.8	1.8	1.8	
V <sub>OH</sub>	Minimum HIGH Level Output	$V_{IN} = V_{IH}$ or $V_{IL}$						
	Voltage	$ I_{OUT}  \le 20 \ \mu A$	2.0V	2.0	1.9	1.9	1.9	
			4.5V	4.5	4.4	4.4	4.4	
			6.0V	6.0	5.9	5.9	5.9	V
		$V_{IN} = V_{IH}$ or $V_{IL}$						
		$ I_{OUT}  \le 4.0 \text{ mA}$	4.5V	4.2	3.98	3.84	3.7	
		$ I_{OUT}  \le 5.2 \text{ mA}$	6.0V	5.7	5.48	5.34	5.2	
V <sub>OL</sub>	Maximum LOW Level Output	$V_{IN} = V_{IH}$ or $V_{IL}$						
	Voltage	$ I_{OUT}  \leq 20~\mu A$	2.0V	0	0.1	0.1	0.1	
			4.5V	0	0.1	0.1	0.1	
			6.0V	0	0.1	0.1	0.1	V
		$V_{IN} = V_{IH}$ or $V_{IL}$						
		$ I_{OUT}  \le 4.0 \text{ mA}$	4.5V	0.2	.26	0.33	0.4	
		$ I_{OUT}  \le 5.2 \text{ mA}$	6.0V	0.2	.26	0.33	0.4	
I <sub>IN</sub>	Maximum Input Current	V <sub>IN</sub> = V <sub>CC</sub> or GND	6.0V		±0.1	±1.0	±1.0	μΑ
I <sub>CC</sub>	Maximum Quiescent Supply	V <sub>IN</sub> = V <sub>CC</sub> or GND	6.0V		8.0	80	160	μΑ
	Current	$I_{OUT} = 0 \mu A$						

Note 5: For a power supply of 5V  $\pm$ 10% the worst case output voltages ( $V_{OH}$ , and  $V_{OL}$ ) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case  $V_{IH}$  and  $V_{IL}$  occur at  $V_{CC} = 5.5V$  and 4.5V respectively. (The  $V_{IH}$  value at 5.5V is 3.85V.) The worst case leakage current ( $I_{IN}$ ,  $I_{CC}$ , and  $I_{OZ}$ ) occur for CMOS at the higher voltage and so the 6.0V values should be used.

# **AC Electrical Characteristics**

 $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ ,  $C_L = 15$  pF,  $t_r = t_f = 6$  ns

Symbol	Parameter	Conditions	Тур	Guaranteed Limit	Units
f <sub>MAX</sub>	Maximum Operating Frequency		50	30	MHz
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay Clock to Q	(Note 6)	17	35	ns
t <sub>PHL</sub>	Maximum Propagation Delay Reset to any Q		16	40	ns
t <sub>REM</sub>	Minimum Reset Removal Time		10	20	ns
t <sub>W</sub>	Minimum Pulse Width		10	16	ns


Note 6: Typical Propagation delay time to any output can be calculated using:  $t_P = 17 + 12(N-1)$  ns; where N is the number of the output,  $Q_W$ , at  $V_{CC} = 5V$ .


### **AC Electrical Characteristics**


 $\text{V}_{\text{CC}} = 2.0 \text{V}$  to 6.0V,  $C_L = 50$  pF,  $t_\text{f} = t_\text{f} = 6$  ns (unless otherwise specified)

Parameter	Conditions	v <sub>cc</sub>	T <sub>A</sub> = 25°C		$T_A = -40 \text{ to } 85^{\circ}\text{C}$	$T_A = -55 \text{ to } 125^{\circ}\text{C}$	Units
			Тур	Guaranteed Limits			
Maximum Operating		2.0V	10	6	5	4	
Frequency		4.5V	40	30	24	20	MHz
		6.0V	50	35	28	24	
Maximum Propagation		2.0V	80	210	265	313	
Delay Clock to Q <sub>1</sub>		4.5V	21	42	53	63	ns
		6.0V	18	36	45	53	
Maximum Propagation		2.0V	80	125	156	188	
Delay Between Stages		4.5V	18	25	31	38	ns
from Q <sub>n</sub> to Q <sub>n+1</sub>		6.0V	15	21	26	31	
Maximum Propagation		2.0V	72	240	302	358	
Delay Reset to any Q		4.5V	24	48	60	72	ns
(4020 and 4040)		6.0V	20	41	51	61	
Minimum Reset		2.0V		100	126	149	
Removal Time		4.5V		20	25	50	ns
		6.0V		16	21	25	
Minimum Pulse Width		2.0V		90	100	120	
		4.5V		16	20	24	ns
		6.0V		14	18	20	
Maximum		2.0V	30	75	95	110	
Output Rise		4.5V	10	15	19	22	ns
and Fall Time		6.0V	9	13	16	19	
Maximum Input Rise and				1000	1000	1000	
Fall Time				500	500	500	ns
				400	400	400	
Power Dissipation	(per package)		55				pF
Capacitance (Note 7)							
Maximum Input			5	10	10	10	pF
Capacitance							
	Maximum Operating Frequency  Maximum Propagation Delay Clock to Q <sub>1</sub> Maximum Propagation Delay Between Stages from Q <sub>n</sub> to Q <sub>n+1</sub> Maximum Propagation Delay Reset to any Q (4020 and 4040)  Minimum Reset Removal Time  Minimum Pulse Width  Maximum Output Rise and Fall Time  Maximum Input Rise and Fall Time  Power Dissipation Capacitance (Note 7)  Maximum Input	Maximum Operating Frequency  Maximum Propagation Delay Clock to Q1  Maximum Propagation Delay Between Stages from Qn to Qn+1 Maximum Propagation Delay Reset to any Q (4020 and 4040)  Minimum Reset Removal Time  Minimum Pulse Width  Maximum Output Rise and Fall Time  Maximum Input Rise and Fall Time  Power Dissipation Capacitance (Note 7)  Maximum Input	Maximum Operating         2.0V           Frequency         4.5V           6.0V         4.5V           Maximum Propagation         2.0V           Delay Clock to Q1         4.5V           6.0V         6.0V           Maximum Propagation         2.0V           Delay Between Stages from Qn to Qn+1         6.0V           Maximum Propagation         2.0V           Delay Reset to any Q (4020 and 4040)         6.0V           Minimum Reset         2.0V           Removal Time         4.5V           6.0V         4.5V           Maximum Pulse Width         2.0V           0utput Rise and Fall Time         4.5V           Maximum Input Rise and Fall Time         6.0V           Power Dissipation (per package)         (per package)           Capacitance (Note 7)         Maximum Input	Parameter         Conditions         Vcc           Typ         Typ           Maximum Operating         2.0V         10           Frequency         4.5V         40           6.0V         50           Maximum Propagation         2.0V         80           Delay Clock to Q1         4.5V         21           6.0V         18         4.5V         21           Maximum Propagation         2.0V         80         4.5V         18           from Qn to Qn+1         6.0V         15         4.5V         24           Maximum Propagation         2.0V         72         24         4.5V         24           (4020 and 4040)         6.0V         20         4.5V         20           Minimum Reset         2.0V         4.5V         6.0V           Removal Time         4.5V         6.0V         4.5V           Maximum         2.0V         30         4.5V         6.0V           Maximum Input Rise         4.5V         10         6.0V         9           Maximum Input Rise and Fall Time         6.0V         55         55           Power Dissipation         (per package)         55         55	Parameter         Conditions         Vcc           Typ         Typ           Maximum Operating         2.0V         10         6           Frequency         4.5V         40         30           6.0V         50         35           Maximum Propagation         2.0V         80         210           Delay Clock to Q1         4.5V         21         42           6.0V         18         36           Maximum Propagation         2.0V         80         125           Delay Between Stages         4.5V         18         25           from Qn to Qn+1         6.0V         15         21           Maximum Propagation         2.0V         72         240           Delay Reset to any Q         4.5V         24         48           (4020 and 4040)         6.0V         20         41           Minimum Reset         2.0V         100         4.5V           Removal Time         4.5V         20           6.0V         90         4.5V         16           6.0V         14         4.5V         10         15           Maximum Prulse Width         2.0V         30         75	Maximum Operating   2.0V   10   6   5	Parameter         Conditions         VCc         Typ         Guaranteed Limits           Maximum Operating Frequency         2.0V         10         6         5         4           Frequency         4.5V         40         30         24         20           Maximum Propagation         2.0V         80         210         265         313           Delay Clock to Q₁         4.5V         21         42         53         63           6.0V         18         36         45         53           Maximum Propagation         2.0V         80         125         156         188           Delay Between Stages from Q₁ to Qn₂


Note 7:  $C_{PD}$  determines the no load dynamic power consumption,  $P_D = C_{PD} \ V_{CC}^2 \ f + I_{CC} \ V_{CC}$ , and the no load dynamic current consumption,  $I_S = C_{PD} \ V_{CC} \ f + I_{CC}$ .









16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M16A







16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com