

September 1983 Revised January 2005

MM74HC125/MM74HC126 3-STATE Quad Buffers

General Description

The MM74HC125 and MM74HC126 are general purpose 3-STATE high speed non-inverting buffers utilizing advanced silicon-gate CMOS technology. They have high drive current outputs which enable high speed operation even when driving large bus capacitances. These circuits possess the low power dissipation of CMOS circuitry, yet have speeds comparable to low power Schottky TTL circuits. Both circuits are capable of driving up to 15 low power Schottky inputs.

The MM74HC125 require the 3-STATE control input C to be taken high to put the output into the high impedance condition, whereas the MM74HC126 require the control input to be low to put the output into high impedance.

All inputs are protected from damage due to static discharge by diodes to $\mbox{V}_{\mbox{CC}}$ and ground.

Features

- Typical propagation delay: 13 ns
- Wide operating voltage range: 2-6V
- Low input current: 1 µA maximum
- Low quiescent current: 80 µA maximum (74HC)
- Fanout of 15 LS-TTL loads


Ordering Code:


	Daalaaaa	
Order Number	Package	Package Description
Order Number	Number	Tackage Description
MM74HC125M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
MM74HC125SJ	M14D	Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HC125MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HC125MTCX-NL		Pb-Free 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HC125N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
MM74HC126M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
MM74HC126MX_NL	M14A	Pb-Free 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
MM74HC126SJ	M14D	Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HC126MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HC126MTCX_NL	MTC14	Pb-Free 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HC126N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code. (Tape and Reel not available in N14A.) Pb-Free package per JEDEC J-STD-020B.

Connection Diagrams

Pin Assignments for DIP, SOIC, SOP and TSSOP





Truth Tables

Inp	Output		
Α	С	Y	
Н	L	Н	
L	L	L	
X	Н	Z	

Inp	Output	
Α	С	Y
Н	Н	Н
L	Н	L
X	L	Z

Absolute Maximum Ratings(Note 1)

(Note 2)

Supply Voltage (V _{CC})	-0.5 to $+7.0$ V
DC Input Voltage (V _{IN})	-1.5 to $V_{CC} + 1.5V$
DC Output Voltage (V _{OUT})	-0.5 to $V_{CC} + 0.5V$
Clamp Diode Current (I _{IK} , I _{OK})	±20 mA
DC Output Current, per pin (I _{OUT})	±35 mA
DC V_{CC} or GND Current, per pin	
(I _{CC})	±70 mA
Storage Temperature Range (T _{STG})	-65°C to +150°C
Power Dissipation (P _D)	
(Note 3)	600 mW
S.O. Package only	500 mW
Lead Temperature (T _L)	
(Soldering 10 seconds)	260°C

Recommended Operating Conditions

	Min	Max	Units
Supply Voltage (V _{CC})	2	6	V
DC Input or Output Voltage	0	V_{CC}	V
(V_{IN}, V_{OUT})			
Operating Temperature Range (T _A)	-40	+85	°C
Input Rise or Fall Times (t _r , t _f)			
$V_{CC} = 2.0V$		1000	ns
$V_{CC} = 4.5V$		500	ns
$V_{CC} = 6.0V$		400	ns

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature derating — plastic "N" package: – 12 mW/°C from 65°C to 85°C.

DC Electrical Characteristics (Note 4)

Symbol	Parameter	Conditions	v _{cc}	T _A =	25°C	T _A = -40 to 85°C	$T_A = -40 \text{ to } 125^{\circ}\text{C}$	Units
Зуппоот				Тур		Guaranteed Limits		Ullits
V _{IH}	Minimum HIGH Level		2.0V		1.5	1.5	1.5	V
	Input Voltage		4.5V		3.15	3.15	3.15	V
			6.0V		4.2	4.2	4.2	V
V _{IL}	Maximum LOW Level		2.0V		0.5	0.5	0.5	V
	Input Voltage		4.5V		1.35	1.35	1.35	V
			6.0V		1.8	1.8	1.8	V
V _{OH}	Minimum HIGH Level	$V_{IN} = V_{IH}$ or V_{IL}	2.0V	2.0	1.9	1.9	1.9	V
	Output Voltage	$ I_{OUT} \le 20 \mu A$	4.5V	4.5	4.4	4.4	4.4	V
			6.0V	6.0	5.9	5.9	5.9	V
		$V_{IN} = V_{IH}$ or V_{IL}						
		$ I_{OUT} \le 6.0 \text{ mA}$	4.5V	4.2	3.98	3.84	3.7	V
		I _{OUT} ≤ 7.8 mA	6.0V	5.7	5.48	5.34	5.2	V
V _{OL}	Maximum LOW Level	$V_{IN} = V_{IH}$ or V_{IL}	2.0V	0	0.1	0.1	0.1	V
	Output Voltage	$ I_{OUT} \le 20 \mu A$	4.5V	0	0.1	0.1	0.1	V
			6.0V	0	0.1	0.1	0.1	V
		$V_{IN} = V_{IH}$ or V_{IL}						
		$ I_{OUT} \le 6.0 \text{ mA}$	4.5V	0.2	0.26	0.33	0.4	V
		$ I_{OUT} \le 7.8 \text{ mA}$	6.0V	0.2	0.26	0.33	0.4	V
I _{OZ}	Maximum 3-STATE Output	$V_{IN} = V_{IH}$ or V_{IL}	6.0V		±0.5	±5	±10	μΑ
	Leakage Current	$V_{OUT} = V_{CC}$ or GND						
		C _n = Disabled						
I _{IN}	Maximum Input Current	$V_{IN} = V_{CC}$ or GND	6.0V		±0.1	±1.0	±1.0	μΑ
I _{CC}	Maximum Quiescent	$V_{IN} = V_{CC}$ or GND	6.0V		8.0	80	160	μΑ
	Supply Current	$I_{OUT} = 0 \mu A$						

Note 4: For a power supply of 5V \pm 10% the worst case output voltages (V_{OH}, and V_{OL}) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V_{IH} and V_{IL} occur at V_{CC}=5.5V and 4.5V respectively. (The V_{IH} value at 5.5V is 3.85V.) The worst case leakage current (I_{IN}, I_{CC}, and I_{OZ}) occur for CMOS at the higher voltage and so the 6.0V values should be used.

AC Electrical Characteristics

 $\mathrm{V_{CC}} = \mathrm{5V},\, \mathrm{T_A} = 25^{\circ}\mathrm{C},\, \mathrm{C_L} = \mathrm{45~pF},\, \mathrm{t_f} = \mathrm{t_f} = \mathrm{6~ns}$


Symbol	Parameter	Conditions	Тур	Guaranteed Limit	Units
t _{PHL} , t _{PLH}	Maximum		13	18	ns
	Propagation Delay Time				
t _{PZH}	Maximum	$R_L = 1 \text{ k}\Omega$	13	25	ns
	Output Enable Time to HIGH Level				
t _{PHZ}	Maximum	$R_L = 1 k\Omega$	17	25	ns
	Output Disable Time from HIGH Level	$C_L = 5 pF$			
t _{PZL}	Maximum	$R_L = 1 k\Omega$	18	25	ns
	Output Enable Time to LOW Level				
t _{PLZ}	Maximum	$R_L = 1 k\Omega$	13	25	ns
	Output Disable Time from LOW Level	C _L = 5 pF			


AC Electrical Characteristics


 $\rm V_{CC} = 2.0V$ to 6.0V, $\rm C_L = 50$ pF, $\rm t_r = t_f = 6$ ns (unless otherwise specified)

Symbol	Parameter	Conditions	v _{cc}	T _A = 25°C		T _A = -40 to 85°C	T _A = -40 to 125°C	Units
Syllibol				Тур		Guaranteed L	imits	Onnes
t _{PHL} , t _{PLH}	Maximum Propagation		2.0V	40	100	125	150	ns
	Delay Time		4.5V	14	20	25	30	ns
			6.0V	12	17	21	25	ns
t _{PLH} , t _{PHL}	Maximum Propagation	C _L = 150 pF	2.0V	35	130	163	195	ns
	Delay Time		4.5V	14	26	33	39	ns
			6.0V	12	22	28	39	ns
t _{PZH} , t _{PZL}	Maximum Output	$R_L = 1 k\Omega$	2.0V	25	125	156	188	ns
	Enable Time		4.5V	14	25	31	38	ns
			6.0V	12	21	26	31	ns
t _{PHZ} , t _{PLZ}	Maximum Output	$R_L = 1 k\Omega$	2.0V	25	125	156	188	ns
	Disable Time		4.5V	14	25	31	38	ns
			6.0V	12	21	26	31	ns
t_{PZL}, t_{PZH}	Maximum Output	C _L = 150 pF	2.0V	35	140	175	210	ns
	Enable Time	$R_L = 1 k\Omega$	4.5V	15	28	35	42	ns
			6.0V	13	24	30	36	ns
t _{TLH} , t _{THL}	Maximum Output	C _L = 50 pF	2.0V	30	60	75	90	ns
	Rise and Fall Time		4.5V	7	12	15	18	ns
			6.0V	6	10	13	15	ns
C _{IN}	Input Capacitance			5	10	10	10	pF
C _{OUT}	Output Capacitance Outputs			15	20	20	20	pF
C _{PD}	Power Dissipation	(per gate)						
	Capacitance (Note 5)	Enabled		45				pF
		Disabled		6				pF


Note 5: C_{PD} determines the no load dynamic power consumption, $P_D = C_{PD} \ V_{CC}^2 f + I_{CC} \ V_{CC}$, and the no load dynamic current consumption, $I_S = C_{PD} \ V_{CC} \ f + I_{CC}$.










14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrowy Package Number M14A




Physical Dimensions inches (millimeters) unless otherwise noted (Continued)










NOTES:


- A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB, REF NOTE 6, DATED 7/93
- B. DIMENSIONS ARE IN MILLIMETERS
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS
 D. DIMENSIONING AND TOLERANCES PER ANSI Y14-5M, BY


MTC14revD




14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC14

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)







14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com