

Giaan Nguyen

Lab 6: Viterbi Decoder on FPGAs

ECEN 689-600: FPGA Information Processing Systems
Wednesday, March 24, 2021

Simulation

Figure 1 shows the results for simulating the Viterbi decoder, given an input bitstream of 1111010001. We can see that the output code is 10110. When computing the code by hand using a trellis diagram as seen in Figure 2, we see that the codes in both figures match, confirming that the design works.




Figure 1. Simulation for the Viterbi decoder.





Figure 2. Trellis diagram for simulation. The top red values represent the bitstream, inputted two bits at a time. The bottom green values represent the decoded values corresponding to the minimal path highlighted in yellow. The four rows represent states 00, 01, 10, and 11 in consecutive order.

FPGA Outputs

The terminal outputs for the Viterbi decoder can be seen in Figure 3. We can observe that for all three test inputs, we get the same output code as the printed correct code, which means our design works; additionally, each test case undergoes 251 clock cycles.



```
COM4 (USB Serial Port (COM4))
Terminal Sessions View X server Tools Games Settings Macros Help
Session Servers Tools Games Sessions View Split MultiExec Tunneling Packages Settings Help
Quick connect...
User sessions
COM4 (USB Serial Port (COM4))

zynq> mount /dev/mmcblk0p1 /mnt/
FAT-fs (mmcblk0p1): Volume was not properly unmounted. Some data may be corrupt. Please run fsck.
zynq> cd /mnt/
zynq> insmod transfpga.ko
Mapping virtual address...
The physical address is 0x43c00000
The virtual address is 0x698e0000
Registered a device with dynamic Major number of 245
Create a device file for this device with this command:
'mknod /dev/transfpga c 245 0'.
zynq> mknod /dev/transfpga c 245 0
zynq> ./lab6_viterbi_test
input code: 110111101
state output: 1001011000111100
decoded code: 10011
correct code: 10011
FPGA clock cycles: 251
input code: 110111000
state output: 0011100101101100
decoded code: 11000
correct code: 11000
FPGA clock cycles: 251
input code: 100111100
state output: 1000110111011000
decoded code: 10110
correct code: 10110
FPGA clock cycles: 251
zynq>
```

Figure 3. FPGA output for the Viterbi decoder, with the terminal displaying input codes and their respective decoded codes.

Implementation Summary

Figure 4 shows the power, timing, and utilization summaries for the implementation of the Viterbi decoder.




Figure 4. Implementation summary for the Viterbi decoder: power (top), timing (middle), and utilization (bottom).

Questions

1. Is Viterbi decoder guaranteed to decode the original data correctly? Why?

While the Viterbi decoder minimizes the probability of error, it does not necessarily remove error completely; that is, the Viterbi decoder does not always decode correctly. For instance, consider a noisy analog signal value of 0.49 versus 0.51. When applying hard-decision decoding, digitization will truncate 0.49 to 0 and round 0.51 to 1; while 0.49 and 0.51 are close in value, this quantization error would not be picked up by the decoder under hard-decision decoding. Additionally, there may be times when branch metrics for multiple states at a certain time instance are equal and minimal; then the problem introduces multiple different paths to take. Naturally, with more samples, a rule for tiebreaking can be formulated, but the initial tiebreaks may give error. That said, the Viterbi errors are usually minimal (but not completely zero).