

Giaan Nguyen

Lab 8: Systolic Arrays on FPGAs

ECEN 689-600: FPGA Information Processing Systems
Wednesday, April 7, 2021

FPGA Outputs

Using Excel functions MMULT() and DEC2HEX(), we first calculate the matrix multiplication for the matrices provided in the simulation, as shown in Figure 1.

A		B		C=A*B	
0.5	1	1	2	3.5	5
1	0.5	3	4	2.5	4
16*A		16*B		16*C	
8	16	16	32	56	80
16	8	48	64	40	64
16*A (HEX)		16*B (HEX)		16*C (HEX)	
08	10	10	20	38	50
10	08	30	40	28	40

Figure 1. Excel calculation of the expected outputs of the simulation. The top matrices represent the real values of the matrices of interest. The middle matrices represent the top matrices multiplied by 16 (to accommodate for lack of a physical decimal point). The bottom matrices represent the middle matrices as hexadecimals.

Figures 2 and 3 show the results of simulating systolic arrays using solely combinational logic ("systolic1") and combined combinational and sequential logic ("systolic2"), respectively. In both figures, we can verify that the output sequences match the hexadecimal matrix (16*C) as shown in Figure 1.




Figure 2. Simulation of "systolic1" design which uses solely combinational logic for its units.




Figure 3. Simulation of “systolic2” design which uses both combinational and sequential logic in its units.

Terminal Outputs

Figure 4 shows the terminal outputs when implementing “systolic2”. We can verify with a calculator that the generated matrix products are correct.

```
COM4 (USB Serial Port (COM4))
Terminal Sessions View X server Tools Games Settings Macros Help
Session Servers Tools Games Sessions View Split MultiExec Tunneling Packages Settings Help
Quick connect...
User sessions
COM4 (USB Serial Port (COM4))

The physical address is 0x43c00000
The virtual address is 0x608e0000
Registered a device with dynamic Major number of 245
Create a device file for this device with this command:
mknod /dev/transfpga c 245 0
zynq> mknod /dev/transfpga c 245 0
zynq> ./lab8_sysarr_test
send data to FPGA
trigger FPGA
wait for FPGA
read back the results
-----
[0.500000 1.000000
1.500000 2.000000 ]
x
[0.500000 0.500000
1.000000 1.500000 ]
=
[1.250000 1.750000
2.750000 3.750000 ]

-----
[-0.500000 1.000000
-1.500000 0.500000 ]
x
[1.000000 -1.000000
0.500000 -0.500000 ]
=
[0.000000 0.000000
-1.250000 1.250000 ]

-----
[1.000000 1.000000
0.500000 1.500000 ]
x
[-0.500000 -1.500000
-1.000000 -0.500000 ]
=
[-1.500000 -2.000000
-1.750000 -1.500000 ]
zynq>
```

Figure 4. Terminal outputs when implementing “systolic2”. Three different sets of matrices are tested and multiplied.

Implementation Summary

Figure 5 shows the power, timing, and utilization summaries for the implementation of systolic array “systolic2”.




Figure 5. Implementation summary for “systolic2” implementation: power (top), timing (middle), and utilization (bottom).

Questions

1. What applications are systolic arrays used for?

Generally, systolic arrays can be used to perform operations that rely on multiplication and accumulation, such as matrix multiplication, convolution, and correlation. The latter two operations are key concepts in image processing for which systolic arrays can be used for (i.e., spatial filters in real-time). Additionally, from the first two operations, systolic arrays can be used in hardware implementation of neural networks.