

Giaan Nguyen

Lab 3: Folded and Unfolded IIR Filter Design on FPGAs

ECEN 689-600: FPGA Information Processing Systems
Thursday, February 25, 2021

Unfolded IIR Filter Simulation

Figure 1 shows the results for simulating the unfolded IIR filter for sequence $-5, -4, \dots, 4, 5$, alternating between two inputs (i.e., the first input giving $x_{2k} = x[2k] = \{-5, -3, \dots, 3, 5, 5, \dots\}$ and the second giving $x_{2k+1} = x[2k+1] = \{-4, -2, \dots, 2, 4, 5, 5, \dots\}$). The outputs are also alternating between $y_{2k} = y[2k]$ and $y_{2k+1} = y[2k+1]$. When compared to the IIR filter results from Lab 1, we can see that the values are the same.




Figure 1. Simulation of an unfolded IIR filter.

Unfolded IIR Filter FPGA Outputs

Figure 2 shows the terminal output when implementing the unfolded IIR filter design on the FPGA, which shows that it takes 154 clock cycles to filter the input noisy sine wave. Figure 3 shows the noisy sine wave and the filtered sine wave. Interestingly, the filtered wave still lies within the envelope of the original wave and in fact still maintains some oscillatory behavior, though now more attenuated.

```
COM4 (USB Serial Port (COM4))
Terminal Sessions View X server Tools Games Settings Macros Help
Quick connect...
User sessions
COM4 (USB Serial Port (COM4))

zynq> cd /mnt/
zynq> cd /
zynq> mount /dev/mmcblk0p1 /mnt/
FAT-fs (mmcblk0p1): Volume was not properly unmounted. Some data may be corrupt. Please run fsck.
zynq> cd /mnt/
zynq> insmod transfpga.ko
Mapping virtual address...
The physical address is 0x43c00000
The virtual address is 0x600e0000
Registered a device with dynamic Major number of 245
Create a device file for this device with this command:
'mknod /dev/transfpga c 245 0'.
zynq> mknod /dev/transfpga c 245 0
zynq> ./lab3_IIR_unfold_test
send data to FPGA
trigger FPGA
wait for FPGA
read back the results
cost 154 FPGA clock cycles
zynq>
```

Figure 2. Terminal output from implementing the unfolded IIR filter on an FPGA.




Figure 3. Original waveform and filtered waveform generated from the unfolded IIR filter implemented on the FPGA.

Unfolded IIR Filter Implementation Summary

Figure 4 shows the power, timing, and utilization summaries for the implementation of the unfolded IIR filter.




Figure 4. Power (top), timing (middle), and utilization (bottom) summaries for the unfolded IIR filter.

The requirement column in the timing summary details the target clock period, and the slack column details the worst negative slack (WNS). The clock period can be defined as the target clock period minus the WNS. Since all entries in the requirement column are the same, we can define the maximum clock frequency and maximum throughput as:

$$f_{max} = \frac{1}{T_{min}} = \frac{1}{(10.0 - \min\{WNS\}) [ns]} = \frac{1}{(10.0 - (-7.005)) [ns]} = 0.059 [GHz] = 59 [MHz]$$

$$S_{max} = \frac{input\ bits \times f_{max}}{clock\ cycles} = \frac{(2 \times 8) \times 59}{154} = 6.13 [Mbps]$$

Folded IIR Filter Simulation

Figure 5 shows the results for simulating the folded IIR filter for sequence $-5, -4, \dots, 4, 5$ for one input, utilizing only one adder and one multiplier. As a result, we expect to see an initial delay of outputs; that is, for the first few cycles, the output is zero. From Figure 5, we see that is the case. However, I could not figure out what was wrong with my Verilog code nor debug, hence the values outputted are not the same as that in Figure 1, with the exception of the first nonzero value which seems to validate that at least $x[n]$ and $x[n - 1]$ are inputted correctly, though $y[n - 1]$ and $y[n - 2]$ remains an issue. For the sake of time, we will continue the analysis under the assumption that it somewhat works.




Figure 5. Simulation of a folded IIR filter.

Folded IIR Filter FPGA Outputs

Figure 6 shows the terminal output when implementing the folded IIR filter design on the FPGA, which shows that it takes 1212 clock cycles to filter the input noisy sine wave. Figure 7 shows the noisy sine wave and the filtered sine wave. Interestingly, the filtered wave somewhat still lies within the envelope of the original wave and in fact still maintains some oscillatory behavior, though now more attenuated.

```
COM4 (USB Serial Port (COM4))
Terminal Sessions View X server Tools Games Settings Macros Help
Session Servers Tools Games Sessions View Split Multitree Tunneling Packages Settings Help
Quick connect...
User sessions
COM4 (USB Serial Port (COM4))

zynq> mount /dev/mmcblk0p1 /mnt/
FAT-fs (mmcblk0p1): Volume was not properly unmounted. Some data may be corrupt. Please run fsck.
zynq> cd /mnt/
zynq> insmod transfgpa.ko
Mapping virtual address...
The physical address is 0x43c00000
The virtual address is 0x608e0000
Registered a device with dynamic Major number of 245
Create a device file for this device with this command:
'mknod /dev/transfgpa c 245 0'
zynq> mknod /dev/transfgpa c 245 0
zynq> ./lab3_IIR_fold_test
send data to FPGA
trigger FPGA
wait for FPGA
read back the results
cost 1212 FPGA clock cycles
zynq>
```

Figure 6. Terminal output from implementing the folded IIR filter on an FPGA.




Figure 7. Original waveform and filtered waveform generated from the folded IIR filter implemented on the FPGA.

Folded IIR Filter Implementation Summary

Figure 8 shows the power, timing, and utilization summaries for the implementation of the folded IIR filter.




Figure 8. Power (top), timing (middle), and utilization (bottom) summaries for the folded IIR filter.

As with the unfolded case, we can define the maximum clock frequency and maximum throughput as such:

$$f_{max} = \frac{1}{T_{min}} = \frac{1}{(10.0 - \min\{WNS\}) [ns]} = \frac{1}{(10.0 - 3.142) [ns]} = 146 [MHz]$$

$$S_{max} = \frac{input\ bits \times f_{max}}{clock\ cycles} = \frac{8 \times 146}{1212} = 0.964 [Mbps] = 964 [Kbps]$$

Questions

1. According to your report, what are the pros and cons for unfolding and folding?

Even with the situation in the folded IIR filter, we can still see the advantages and disadvantages in both unfolded and folded IIR filters.

For the unfolded filter, we see that the clock cycles underwent are way less than that for the folded filter (154 clock cycles < 1212 clock cycles); we can attribute this to the unfolded filter being able to output two values per cycle versus the usual one, as well as the folded filter requiring four cycles per output. The throughput is also greater for the unfolded filter, which again makes sense due as we are

getting two inputs and two outputs per cycle. However, its performance in power and utilization is not as good as its folded counterpart.

The folded filter consumes lower power than unfolded filter ($0.002\text{ W} < 0.011\text{ W}$) and uses less slice LUTs ($52 < 94$ for respective modules, $8 < 146$ for respective block memories). This indicates that the folded filter utilizes less resources (i.e., less functional blocks) within the FPGA in comparison to the unfolded version, which should make sense as we are using one adder and one multiplier, versus the unfolded filter which requires more operations.

Basically, unfolding is ideal for fast computation, whereas folding is ideal for efficient computation (with respect to resources).