




**Department of Electrical
& Computer Engineering**
Faculty of Engineering & Architectural Science

Course Title:	Electronic Circuit I
Course Number:	ELE404
Semester/Year (e.g. F2017)	W2024

Instructor	Dr. Fei Yuan
-------------------	--------------

Assignment/Lab Number:	
Assignment/Lab Title:	Design Project

Submission Date:	Apr 7, 2024
Due Date:	Apr 7, 2024

Student LAST Name	Student FIRST Name	Student Number	Section	Signature*
Nguyen	Jason	501087930	15	

*By signing above you attest that you have contributed to this written lab report and confirm that all work you have contributed to this lab report is your own work. Any suspicion of copying or plagiarism in this work will result in an investigation of Academic Misconduct and may result in a "0" on the work, an "F" in the course, or possibly more severe penalties, as well as a Disciplinary Notice on your academic record under the Student Code of Academic Conduct, which can be found online at: <http://www.ryerson.ca/senate/current/pol60.pdf>

I: Introduction

II: Objective


Specifications

- Power supply: +**10V** relative to the ground;
- Quiescent current drawn from the power supply: **no larger than 10 mA**;
- No-load voltage gain (at 1 kHz): $|A_{vo}| = 50 (\pm 10\%)$;
- Maximum no-load output voltage swing (at 1 kHz): **no smaller than 8 V peak to peak**;
- Loaded voltage gain (at 1 kHz and with $R_L = 1\text{ k}\Omega$): **no smaller than 90% of the no-load voltage gain**;
- Maximum loaded output voltage swing (at 1 kHz and $R_L = 1\text{ k}\Omega$): **no smaller than 4 V peak to peak**;
- Input resistance (at 1 kHz): **no smaller than 20 k Ω** ;
- Amplifier type: **inverting or non-inverting**;
- Frequency response: **20 Hz to 50 kHz (–3dB response)**;
- Type of transistors: **BJT**;
- Number of transistors (stages): **no more than 3**;
- Resistances permitted: **values smaller than 220 k Ω from the E24 series**;
- Capacitors permitted: **0.1 μF , 1.0 μF , 2.2 μF , 4.7 μF , 10 μF , 47 μF , 100 μF , 220 μF** ;
- Other components (BJTs, diodes, Zener diodes, etc.): **only from your ELE404 lab kit**.



III: Circuit



According to the specifications, I have made a circuit with approximately 50 volts gain. I utilized the CC-CE-CC configuration to design the circuit.


1. The first stage employs a CC amplifier configuration to increase the input resistance to above 20k ohms.
2. The second stage utilizes a CE amplifier configuration to amplify the input signal by 50 times (A_v no load = 50).
3. The third stage adopts a CC configuration to stabilize the load at 1K, ensuring that the voltage gain does not drop below 90% of the no-load voltage gain (~45).



IV: Experimental Results







V: Explanation


When testing the circuit without any load, I applied an 80mV input signal and observed a voltage gain of approximately 50. However, when a load was introduced, the voltage gain dropped to around 40 under the same conditions.

Considering the operational limits, the circuit has a maximum swing of 10 volts peak-to-peak (V_{pp}) without load, restricting it to a range between +5V and -5V. With a load, the maximum swing reduces to 6 volts peak-to-peak, limiting it between +3V and -3V. The quiescent current of 3 resistors are approximately 1.5mA which is less than 10mA

Examining its frequency response, the circuit achieves its maximum gain starting from 20Hz onwards up to 50kHz. Additionally, the lower cutoff frequency is approximately 100Hz, indicating its operational range in terms of frequency. These observations provide insights into the performance and limitations of the circuit across different conditions and frequencies.

VI: Manual Calculation

First stage: CC amplifier



CC theoretically has $A_v = 1 \Rightarrow$ Can be used to increase input impedance

1. Choose $I_E = 0.5 \text{ mA}$

2. Choose R_E to centre $V_o @ \frac{V_{cc}}{2}$

$$I_E R_E = V_E = \frac{V_{cc}}{2}$$

$$R_E = \frac{V_{cc}}{2I_E} = 10 \text{ k}\Omega$$

R_E can be any value as long as $\leq 10 \text{ k}$


R_{b1} and R_{b2} can be any value $\leq 100 \text{ k}$ as

$$R_{b2} \leq \frac{\beta R_E}{10} \leq 100 \text{ k}$$

Choose $R_{b1} = R_{b2} = 50 \text{ k}\Omega$

$$\begin{aligned} R_{in} &= R_{b1} \parallel R_{b2} \parallel R_{be} = R_{b1} \parallel R_{b2} \parallel \beta(r_e' + R_E) \\ &= 24.39 \text{ k}\Omega \end{aligned}$$

2nd stage: CE amplifier



Choose operating point

$$I_C = 0.5 \text{ mA} \quad (< 10 \text{ mA})$$

$$\Rightarrow I_E \approx 0.5 \text{ mA}$$

1. V_E should be $\sim 10\%$ of power supply or 1 V for DC stability

$$V_E = 1 \text{ V}$$

$$I_E R_E = 1 \text{ V}$$

$$R_E = \frac{1}{0.5 \text{ mA}} = 2 \text{ k}\Omega$$

2. V_C should be in the middle of transistor's operating point

$$\Rightarrow V_C = \frac{1}{2} V_{CC}$$

$$I_C R_C = 5$$

$$R_C = 5 / 0.5 \text{ mA} = 10 \text{ k}\Omega$$

3. Calculate the voltage divider resistors' value.

$$V_B - V_E = 0.7 \text{ V}$$

$$V_B = 1.7 \text{ V}$$

$$\Rightarrow V_{B2} = 1.7 \text{ V}$$

$$\frac{V_{B1}}{V_{B2}} = \frac{10 - 1.7 \text{ V}}{1.7 \text{ V}} = 4.88$$

$$\text{For stable } V_B \Rightarrow R_{B2} \leq \beta \frac{R_E}{10}$$

$$r_e = \frac{V_T}{I_C} \approx \frac{26 \text{ mV}}{0.5 \text{ mA}} \approx 50 \Omega$$

$$R_{B2} \leq 20 \text{ k} \Rightarrow R_{B2} = 20 \text{ k}\Omega$$

$$\Rightarrow R_{B1} \leq 97.647 \text{ k} \Rightarrow R_{B1} = 91 \text{ k}\Omega$$

$$\text{Linear amplification: } A_V = \frac{R_C}{R_E} = \frac{10 \text{ k}}{2 \text{ k}} = 5$$

We want the amplification ~ 50

$$A_V = \frac{R_C}{r_e' + R_{E1}}$$


$$r_e' + R_{E1} = \frac{R_C}{A_V} = \frac{10 \text{ k}}{50} = 200$$

$$r_e' = 50 \Omega \Rightarrow R_{E1} = 150 \Omega$$

$$R_{E1} + R_{E2} = 2 \text{ k} \Rightarrow R_{E2} = 1.8 \text{ k}\Omega$$

Choose $R_{E2} = 2 \text{ k}$ as it produces a better looking graph.

3rd stage: CC amplifier



1. Choose $I_C = 0.5 \text{ mA}$

2. Choose R_E to centre $V_o @ \frac{V_{CC}}{2}$

$$I_E R_E = V_E = \frac{V_{CC}}{2}$$

$$R_E = \frac{V_{CC}}{2I_E} = 10 \text{ k}\Omega$$

But the V_o max voltage swing $5 \text{ V} \Rightarrow V_E \leq 4.3 \text{ V}$ for $V_{BE} \gg 0.7 \text{ V}$

$$R_E \leq 10 \text{ k}\Omega$$

$$\text{Choose } R_E = 1 \text{ k}\Omega \Rightarrow I_C = \frac{V_{CC}}{2R_E} = 5 \text{ mA}$$

The higher the emitter current the better

Voltage divider is not needed in the third stage.

Multistage voltage gain amplification

CC	CE	CC
$Z_{in_1} \approx 25 \text{ k}$	$Z_{in_2} = 8 \text{ k}$	$Z_{in_3} = 0$
$Z_{out_1} = 50$	$Z_{out_2} = 9.1 \text{ k}$	$Z_{out_3} = 1 \text{ k}$
$A_{V_1} = 1$	$A_{V_2} = 50$	$A_{V_3} = 1$

$$A_{V_1} = A_{V_1} \cdot \frac{Z_{in_2}}{Z_{in_2} + Z_{out_1}} = \frac{8 \text{ k}}{8.05 \text{ k}} \cdot 1 \approx 0.9937$$

$$A_{V_2} = A_{V_2} \cdot \frac{Z_{in_3}}{Z_{in_3} + Z_{out_2}} = \frac{9.1 \text{ k}}{9.1 \text{ k}} \cdot 50 = 50$$

$$A_V = A_{V_1} \times A_{V_2} \times A_{V_3} \approx 50$$

Quiescent current: $I_{E1} + I_{C2} + I_{E2}$ (as the operating points have been chosen above)

$$\begin{aligned} \text{Quiescent current: } & I_{E1} + I_{C2} + I_{E2} \\ & \approx 0.5 \text{ mA} + 0.5 \text{ mA} + 6 \text{ mA} \\ & \approx 7 \text{ mA} (< 10 \text{ mA}) \end{aligned}$$

Conclusion and remarks

Following a comprehensive investigation and testing, it is certified that the circuit fulfills the stipulated specifications. However, small differences were discovered during the study, notably in the waveform display. The final output waveform had a minor distortion, as seen by a small cut-off at the bottom. This distortion, while present, is controllable and may be mitigated by making changes such as raising the emitter current.

Despite the observed distortion, the circuit's overall performance is outstanding, with all important requirements satisfied. The circuit's ability to sustain the necessary voltage increases with and without load, which is consistent with the anticipated objectives.

Furthermore, the frequency response analysis demonstrates strong performance, with the circuit achieving maximum gain within the given frequency range. The circuit's lower cutoff frequency of about 100Hz suggests its ability to tolerate a wide range of frequencies well.

In conclusion, although noting the modest waveform distortion, the circuit's compliance with the needed requirements emphasizes its overall functioning and appropriateness for the intended applications. Moving ahead, improvements may be made to rectify the detected differences, resulting in even better accuracy and dependability in performance.