

Course Title:		Electronic Circuit I				
Course Number:		ELE404				
Semester/Year (e.g. F2017)		W2024				
Instructor		Dr. Fei Yuan				
Assignment/Lab Number:						
Assignment/Lab Title:		Design Project				
Submission Date:		Apr 7, 2024				
Due Date:		Apr 7, 2024				
CL deal ACT		CL deal	6 1.	6. . *		

Student LAST Name	Student FIRST Name	Student Number	Section	Signature*
Nguyen	Jason	501087930	15	ps

^{*}By signing above you attest that you have contributed to this written lab report and confirm that all work you have contributed to this lab report is your own work. Any suspicion of copying or plagiarism in this work will result in an investigation of Academic Misconduct and may result in a "0" on the work, an "F" in the course, or possibly more severe penalties, as well as a Disciplinary Notice on your academic record under the Student Code of Academic Conduct, which can be found online at: http://www.ryerson.ca/senate/current/pol60.pdf

I: Introduction

II: Objective


Specifications

- Power supply: +10V relative to the ground;
- Quiescent current drawn from the power supply: *no larger than* 10 *mA*;
- No-load voltage gain (at 1 kHz): $|A_{vo}| = 50 \pm 10\%$;
- Maximum no-load output voltage swing (at 1 kHz): no smaller than 8 V peak to peak;
- Loaded voltage gain (at 1 kHz and with $R_L = 1 k\Omega$): no smaller than 90% of the no-load voltage gain;
- Maximum loaded output voltage swing (at 1 kHz and $R_L = 1 k\Omega$): no smaller than 4 V peak to peak;
- Input resistance (at 1 kHz): no smaller than 20 $k\Omega$;
- Amplifier type: inverting or non-inverting;
- Frequency response: 20 Hz to 50 kHz (-3dB response);
- Type of transistors: BJT;
- Number of transistors (stages): no more than 3;
- Resistances permitted: values smaller than 220 $k\Omega$ from the E24 series;
- Capacitors permitted: 0.1 μ F, 1.0 μ F, 2.2 μ F, 4.7 μ F, 10 μ F, 47 μ F, 100 μ F, 220 μ F;
- Other components (BJTs, diodes, Zener diodes, etc.): only from your ELE404 lab kit.


III: Circuit


According to the specifications, I have made a circuit with approximately 50 volts again. I utilized the CC-CE-CC configuration to design the circuit.


- 1. The first stage employs a CC amplifier configuration to increase the input resistance to above 20k ohms.
- 2. The second stage utilizes a CE amplifier configuration to amplify the input signal by 50 times (Av no load = 50).
- 3. The third stage adopts a CC configuration to stabilize the load at 1K, ensuring that the voltage gain does not drop below 90% of the no-load voltage gain (~45).





IV: Experimental Results











V: Explanation


When testing the circuit without any load, I applied an 80mV input signal and observed a voltage gain of approximately 50. However, when a load was introduced, the voltage gain dropped to around 40 under the same conditions.

Considering the operational limits, the circuit has a maximum swing of 10 volts peak-to-peak (Vpp) without load, restricting it to a range between +5V and -5V. With a load, the maximum swing reduces to 6 volts peak-to-peak, limiting it between +3V and -3V. The quiescent current of 3 resistors are approximately 1.5mA which is less than 10mA

Examining its frequency response, the circuit achieves its maximum gain starting from 20Hz onwards up to 50kHz. Additionally, the lower cutoff frequency is approximately 100Hz, indicating its operational range in terms of frequency. These observations provide insights into the performance and limitations of the circuit across different conditions and frequencies.

VI: Manual Calculation

First stage: CC amplifier




$$I_{E}R_{E} = V_{E} = \frac{V_{CC}}{2}$$

RE can be any value as long as & lok Rb, and Rb2 can be any value & 100k as

Choose Pb1 = Pb2 = 50KD

2nd stage: CE amplifier



$$V_{E} = I^{V}$$

$$I_{E}R_{E} = I^{V}$$

$$R_{E} = \frac{I}{0.5 \text{ mA}} = 2 \text{ K.}\Omega$$

2. Ve should be in the middle of transistor's operating point

3. Calculate the voltage divider resistors 'value.

$$V_{B} - V_{E} = 0.7^{V}$$

$$V_{B} = 1.7^{V}$$

$$= V_{B2} = 1.7^{V}$$

$$= \frac{V_{B1}}{V_{B2}} = \frac{10^{V} \cdot 1.7^{V}}{1.7^{V}} = 4.88$$

For stable
$$V_g \Rightarrow R_{g_2} \& B \frac{R_E}{10}$$
 $V_e = \frac{V_t}{I_C} \approx \frac{26 \text{ mV}}{0.5 \text{mA}} \approx 50 \Omega$

$$R_{B2} \le 20K => R_{B2} = 20K \Omega$$

=> $R_{B1} \le 97.647K => R_{B1} = 91K \Omega$


dinear amplification: $A_V = \frac{R_C}{R_E} = \frac{10K}{2K} = 5$

We want the amplification ~ 50

$$v_{e} + R_{E_i} = \frac{R_c}{A_c} = \frac{10k}{50} = 200$$

$$R_{E_1} + R_{E_2} = 2K$$
 => $R_{E_2} = 1.8 k\Omega$
Choose $R_{E_2} = 2K$ as it produces a better looking graph.

3rd stage: CC amplifier



1. Choose
$$R_E$$
 to centre $V_0 \odot \frac{V_{CQ}}{2}$

$$I_E R_E = V_{E=\frac{V_{CQ}}{2}}$$

But the
$$V_{O_1}$$
 max voltage swing $5^V=$) $V_E \le 4.3 \, V$ for $V_{BE} > 0.7 \, V$ $R_E \le 10 \, K \, \Omega$. Choose $R_E = 1 \, K \, \Omega$ =) $1 \, c = \frac{V c c}{2 \, R_E} = 5 \, m \, A$. The higher the emifler current the bester

Voltage diver is not needed in the third stage.

Multistage voltage gain amplification

CC
 CE
 CC

$$2in_1 \approx 25K$$
 $Zin_2 = 8K$
 $Zin_3 = 0$
 $Zout_1 = 50$
 $Zout_2 = 9.1K$
 $Zout_3 = 1K$
 $Av_1 = 1$
 $Av_2 = 50$
 $Av_3 = 1$

$$Av_{1} = Av_{1} \cdot \frac{2in_{2}}{2in_{1}t \cdot 2out_{1}} = \frac{8k}{8.05k} \cdot 1 \approx 0.9937$$

$$Av_{2} = Av_{2} \cdot \frac{2in_{3}}{2in_{3}t \cdot 2out_{2}} = \frac{9.1k}{9.1k} \cdot 50 = 50$$

Quiescent current: le1 + lc2 + le3 (as the operating points have been chosen above)

Quiengcent curvent:
$$I_{E_1} + I_{C_2} + I_{E_2}$$

 $\approx 0.5 \text{ MA } + 0.5 \text{ MA} + G \text{ MA}$
 $\approx 1 \text{ Am} = 1 \text{ MA}$

Conclusion and remarks

Following a comprehensive investigation and testing, it is certified that the circuit fulfills the stipulated specifications. However, small differences were discovered during the study, notably in the waveform display. The final output waveform had a minor distortion, as seen by a small cut-off at the bottom. This distortion, while present, is controllable and may be mitigated by making changes such as raising the emitter current.

Despite the observed distortion, the circuit's overall performance is outstanding, with all important requirements satisfied. The circuit's ability to sustain the necessary voltage increases with and without load, which is consistent with the anticipated objectives.

Furthermore, the frequency response analysis demonstrates strong performance, with the circuit achieving maximum gain within the given frequency range. The circuit's lower cutoff frequency of about 100Hz suggests its ability to tolerate a wide range of frequencies well.

In conclusion, although noting the modest waveform distortion, the circuit's compliance with the needed requirements emphasizes its overall functioning and appropriateness for the intended applications. Moving ahead, improvements may be made to rectify the detected differences, resulting in even better accuracy and dependability in performance.