


Cicala Rev B.05 system block diagram


Power flow: USB—C 5 V or the protected cell -> BQ25185 power path (VSYSD)
-> TPS63802 buck-boost (3V3) -> TPS22917 load switches, one for the battery divider and one for the panel and its boost network.

Power and USB



File: sheets/battery_charger.kicad_sch

Controller and user I/O



File: sheets/esp32_core.kicad_sch


E-paper display



File: sheets/epaper.kicad_sch

GND is a global net and is not drawn here.

Charge temperature guard




File: sheets/charge_temperature.kicad_sch


Engineering prototype; physical qualification pending		
Cicala		
Sheet: /		
File: cicala_rev_b.kicad_sch		
Title: Cicala Rev B.05 schematic overview		
Size: A4	Date: 2026-09-16	Rev: B.05
KiCad E.D.A. 10.0.5		Id: 1/5

USB-C provides 5 V and native USB.
BQ25185 charges the protected cell; TPS63802 regulates 3.3 V.


USB-C and protection




Charger and protected cell



3.3 V buck–boost



Switched battery measurement



Engineering prototype; physical qualification pending
Cicala

Sheet: /Power and USB/
File: battery_charger.kicad_sch

Title: Power, charging, and USB


Size: A4	Date: 2026-09-16
----------	------------------

Rev: B.05


Id: 2/5

WROOM-1 is preferred; WROOM-1U remains the placement/RF fallback. USB is the normal debug path.


ESP32-S3 module




Status LED




Recovery header



Module decoupling



Production test points



Engineering prototype; physical qualification pending

Cicala

Sheet: /Controller and user I/O/

File: esp32_core.kicad_sch

Title: Controller, user I/O, and recovery

Size: A4 Date: 2026-09-16

KiCad E.D.A. 10.0.5


Rev: B.05

Id: 3/5


The load switch removes panel and boost power between refreshes.
Boost network follows Good Display's reference.

Panel pinout follows V1.1 table: 1/4 NC, 5 VDHR.
Confirm panel revision and rails at first bring-up.


Switched panel supply



V1.1 pin table: pins 1/4 NC, pin 5 VDHR. HAT boost: 68uH / BSS138 / 3R.




Panel FPC




Waveshare 3.52in V1.1 UC8253


Bus isolation



Panel bus test points



Panel reservoir capacitors



Engineering prototype; physical qualification pending

Cicala

Sheet: /E-paper display/

File: epaper.kicad_sch

Title: UC8253 e-paper interface and boost

Size: A4


Date: 2026-09-16

Rev: B.05

KiCad E.D.A. 10.0.5

Id: 4/5

Independent battery temperature veto



J3.2 / BATT_NTC remains connected to BQ25185 TS/MR.
Semitec 103JT-025 is bonded to the protected cell and returns to J3.3.

Both comparator outputs must release TEMP_OK to permit charging.
An open or shorted thermistor disables charging. C33 delays permission at USB insertion.
Firmware CHG_ENABLE high disables charging; R13 supplies the low default through Q2.

3V3 sets the comparison thresholds; U7 and the gate pull-up run only from USB.
The 1.1125 Mohm reference ladder draws 2.97 uA from 3V3.

Engineering prototype; physical qualification pending
Cicala

Sheet: /Charge temperature guard/
File: charge_temperature.kicad_sch

Title: Hardware charge temperature guard

Size: A4	Date: 2026-09-16	Rev: B.05
KiCad E.D.A. 10.0.5		Id: 5/5