Sun Nov 11 13:58:21 2018

```
1
     library IEEE;
 2
     use IEEE.STD LOGIC 1164.ALL;
 3
     use ieee.std_logic_arith.all;
 4
     use ieee.std logic unsigned.all;
 5
 6
     entity CPU is
 7
         Port ( DATA : inout STD_LOGIC_VECTOR (3 downto 0);
 8
                     : inout
                               STD_LOGIC_VECTOR (3 downto 0);
                 CMD
 9
                 RAMdataRD : in STD LOGIC;
                               STD_LOGIC_VECTOR (7 downto 0);
10
                 ADDR : out
11
                 RSTM : in
                               STD LOGIC;
12
                 CLKM : in
                               STD LOGIC);
13
     end CPU;
14
15
     architecture bhy of CPU is
16
17
        --Register Bank--
18
        component register_bank
           port( internal_data_bus : inout STD_LOGIC_VECTOR(3
                                                                  downto 0);
19
                                     : in
20
                                             STD LOGIC VECTOR (31 downto 0);
                  rbcl
2.1
                  DRBO
                                             STD_LOGIC_VECTOR (3
                                     : out
                                                                  downto 0);
22
                  DROO
                                     : out
                                             STD LOGIC VECTOR (3
                                                                  downto 0);
23
                  AR00
                                             STD LOGIC VECTOR (7
                                                                  downto 0);
                                     : out
24
                                             STD LOGIC);
                  rstIN
                                     : in
25
           end component;
26
2.7
        --Address path--
        component addr path
28
           port ( AR0
                          : in
29
                                STD LOGIC VECTOR (7 downto 0);
30
                  DRO
                          : in
                                STD LOGIC VECTOR (3 downto 0);
31
                          : in
                  DRB
                                STD LOGIC VECTOR (3 downto 0);
32
                                STD LOGIC;
                  strDC
                          : in
33
                  strPC
                          : in
                                STD LOGIC;
34
                  strADDR : in
                                STD LOGIC;
35
                          : in
                  Aqmr
                                STD LOGIC;
36
                                STD_LOGIC;
                  jmpB
                          : in
37
                  jmpO
                          : in
                                STD LOGIC;
38
                                STD_LOGIC_VECTOR (1 downto 0);
                  SEL
                          : in
39
                          : out STD LOGIC VECTOR (7 downto 0);
                  ADDR
40
                  rst
                          : in
                                STD LOGIC);
41
           end component;
42
43
        --Registro semplice N bit--
44
        component reg_N
45
                       : in STD LOGIC VECTOR (3 downto 0);
           port ( I
```

Sun Nov 11 13:58:21 2018

```
CPU. vhd
                           : out STD LOGIC VECTOR (3 downto 0);
  46
                    0
  47
                                 STD LOGIC;
                    str
                           : in
  48
                    rst
                           : in
                                 STD_LOGIC);
  49
           end component;
  50
  51
           --Registrio D I/O:
  52
           component D_IO_reg
  53
              port ( DATABUS
                                       : inout
                                                 STD_LOGIC_VECTOR (3 downto 0
       );
  54
                    internalDataBus
                                       : inout
                                                 STD LOGIC VECTOR (3 downto 0
       );
  5.5
                    strIO
                                        : in
                                                 STD LOGIC;
  56
                                                 STD_LOGIC:
                    invDir
                                        : in
  57
                                                 STD_LOGIC);
                    rst
                                        : in
  58
              end component;
  59
           --Unità di controllo CU--
  60
  61
           component CU
  62
                              : in STD LOGIC;
              port (RSTM
                              : in STD LOGIC;
  63
                   CLKM
  64
                   intDataBus: in STD_LOGIC_VECTOR(3 downto 0);
  65
                              : inout STD LOGIC VECTOR(3 downto 0);
  66
                   RAMdataRD : in STD LOGIC;
  67
                   rstout
                              : out STD LOGIC;
  68
                   strPC
                              : out STD_LOGIC;
  69
                              : out STD LOGIC;
                   strDC
  70
                   strADDR
                              : out STD LOGIC;
  71
                   strIO
                              : out STD LOGIC;
  72
                   strACC
                              : out STD LOGIC;
  73
                              : out STD LOGIC;
                   strOP
  74
                   Ogmj
                              : out STD LOGIC;
  75
                              : out STD_LOGIC;
                   jmpB
  76
                              : out STD LOGIC;
                   jmpA
  77
                              : out STD_LOGIC_VECTOR (1 downto 0);
                   SEL
  78
                              : out STD LOGIC;
                   invDir
  79
                              : out STD_LOGIC_VECTOR (31 downto 0));
                   rbcl
  80
           end component;
  81
  82
           --Segnali interni--
  83
           signal intDataBus : STD_LOGIC_VECTOR (3 downto 0);
  84
           signal rst,strDC,strPC,strADDR,strIO,strACC,strOP : STD_LOGIC;
  85
           signal jmpO, jmpB, jmpA, invDIR : STD LOGIC;
           signal SEL : STD_LOGIC_VECTOR (1 downto 0);
  86
  87
           signal AR0 : STD_LOGIC_VECTOR (7 downto 0);
           signal DRB, DRO : STD_LOGIC_VECTOR (3 downto 0);
  88
```

Sun Nov 11 13:58:21 2018

```
signal aluIN1, aluIN2 : STD LOGIC VECTOR(3 downto 0);
 89
          signal rbcl : STD LOGIC VECTOR(31 downto 0);
 90
          signal CMDbus : STD_LOGIC_VECTOR(3 downto 0);
 91
 92
 93
      begin
 94
 95
 96
          --CMD(0) <= RAMdataRD;
97
          --strobeRAM <= CMD(1);
          CMDbus(0) <= RAMdataRD;</pre>
98
99
          CMD(1) \le CMDbus(1);
100
          CMD(2) <= CMDbus(2);
101
102
          --Registro D_I/O: DATABUS, internalDataBus, strIO, invDir, rst
103
         DIO: D_IO_reg PORT MAP (DATA, intDataBus, strIO, invDIR, rst);
104
105
          -- Registro semplice N bit: PORT MAP I,O,str,rst
106
          ACC: req_N PORT MAP (intDataBus,aluIN1,strACC,rst);
         REGOP: reg_N PORT MAP (intDataBus, aluIN2, strOP, rst);
107
108
109
          --Address path: PORT MAP:
      ARO, DRO, DRB, strDC, strPC, strADDR, jmpA, jmpB, jmpO, SEL, ADDR, rst
110
          AP: addr_path PORT MAP (ARO, DRO, DRB, strDC, strPC, strADDR, jmpA, jmpB
      , jmpO, SEL, ADDR, rst);
111
112
          -- Register bank: PORTMAP: internalDataBus, rbcl, DRBO, DROO, AROO
113
         RB: register_bank PORT MAP (intDataBus, rbcl, DRB, DRO, ARO, rst);
114
115
         --CU: PORT MAP:
      RSTM, CLKM, intDataBus, cmdBUS, rst, strPC, strDC, strADDR, strIO, strACC, str
      OP
                       -- jmpO, jmpB, jmpA, SEL, invDir, rbcl
116
117
          CUnit: CU PORT MAP (RSTM, CLKM, intDataBus, CMDbus, RAMdataRD, rst,
      strPC, strDC, strADDR, strIO, strACC, strOP, jmpO, jmpB, jmpA, SEL, invDIR,
      rbcl);
118
119
      end bhv;
120
121
```