

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use ieee.std_logic_arith.all;
4  use ieee.std_logic_unsigned.all;
5
6  entity CPU is
7      Port ( DATA : inout  STD_LOGIC_VECTOR (3 downto 0);
8            CMD   : inout  STD_LOGIC_VECTOR (3 downto 0);
9            RAMdataRD : in  STD_LOGIC;
10           ADDR  : out   STD_LOGIC_VECTOR (7 downto 0);
11           RSTM  : in    STD_LOGIC;
12           CLKM  : in    STD_LOGIC);
13 end CPU;
14
15 architecture bhv of CPU is
16
17     --Register Bank--
18     component register_bank
19         port( internal_data_bus : inout STD_LOGIC_VECTOR(3 downto 0);
20              rbcl               : in   STD_LOGIC_VECTOR(31 downto 0);
21              DRBO               : out  STD_LOGIC_VECTOR(3 downto 0);
22              DROO               : out  STD_LOGIC_VECTOR(3 downto 0);
23              AR0O               : out  STD_LOGIC_VECTOR(7 downto 0);
24              rstIN              : in   STD_LOGIC);
25     end component;
26
27     --Address path--
28     component addr_path
29         port( AR0      : in  STD_LOGIC_VECTOR (7 downto 0);
30              DRO      : in  STD_LOGIC_VECTOR (3 downto 0);
31              DRB      : in  STD_LOGIC_VECTOR (3 downto 0);
32              strDC     : in  STD_LOGIC;
33              strPC     : in  STD_LOGIC;
34              strADDR   : in  STD_LOGIC;
35              jmpA      : in  STD_LOGIC;
36              jmpB      : in  STD_LOGIC;
37              jmpO      : in  STD_LOGIC;
38              SEL       : in  STD_LOGIC_VECTOR (1 downto 0);
39              ADDR      : out STD_LOGIC_VECTOR (7 downto 0);
40              rst       : in  STD_LOGIC);
41     end component;
42
43     --Registro semplice N bit--
44     component reg_N
45         port( I      : in  STD_LOGIC_VECTOR (3 downto 0);
```

```
46         O      : out STD_LOGIC_VECTOR (3 downto 0);
47         str     : in  STD_LOGIC;
48         rst     : in  STD_LOGIC);
49     end component;
50
51     --Registrio D_I/O:
52     component D_IO_reg
53         port( DATABUS      : inout  STD_LOGIC_VECTOR (3 downto 0
54 );
55         internalDataBus    : inout  STD_LOGIC_VECTOR (3 downto 0
56 );
57         strIO              : in     STD_LOGIC;
58         invDir             : in     STD_LOGIC;
59         rst                : in     STD_LOGIC);
60     end component;
61
62     --Unità di controllo CU--
63     component CU
64         port(RSTM          : in  STD_LOGIC;
65             CLKM           : in  STD_LOGIC;
66             intDataBus     : in  STD_LOGIC_VECTOR(3 downto 0);
67             cmdBUS         : inout STD_LOGIC_VECTOR(3 downto 0);
68             RAMdataRD      : in  STD_LOGIC;
69             rstout         : out  STD_LOGIC;
70             strPC          : out  STD_LOGIC;
71             strDC          : out  STD_LOGIC;
72             strADDR        : out  STD_LOGIC;
73             strIO          : out  STD_LOGIC;
74             strACC         : out  STD_LOGIC;
75             strOP          : out  STD_LOGIC;
76             jmpO          : out  STD_LOGIC;
77             jmpB          : out  STD_LOGIC;
78             jmpA          : out  STD_LOGIC;
79             SEL           : out  STD_LOGIC_VECTOR (1 downto 0);
80             invDir        : out  STD_LOGIC;
81             rbcl          : out  STD_LOGIC_VECTOR (31 downto 0));
82     end component;
83
84     --Segnali interni--
85     signal intDataBus : STD_LOGIC_VECTOR (3 downto 0);
86     signal rst, strDC, strPC, strADDR, strIO, strACC, strOP : STD_LOGIC;
87     signal jmpO, jmpB, jmpA, invDIR : STD_LOGIC;
88     signal SEL : STD_LOGIC_VECTOR (1 downto 0);
89     signal AR0 : STD_LOGIC_VECTOR (7 downto 0);
90     signal DRB, DRO : STD_LOGIC_VECTOR (3 downto 0);
```

```
89     signal aluIN1,aluIN2 : STD_LOGIC_VECTOR(3 downto 0);
90     signal rbcl : STD_LOGIC_VECTOR(31 downto 0);
91     signal CMDbus : STD_LOGIC_VECTOR(3 downto 0);
92
93
94 begin
95
96     --CMD(0) <= RAMdataRD;
97     --strobeRAM <= CMD(1);
98     CMDbus(0) <= RAMdataRD;
99     CMD(1) <= CMDbus(1);
100    CMD(2) <= CMDbus(2);
101
102    --Registro D_I/O: DATABUS,internalDataBus,strIO,invDir,rst
103    DIO: D_IO_reg PORT MAP (DATA,intDataBus,strIO,invDIR,rst);
104
105    -- Registro semplice N bit: PORT MAP I,O,str,rst
106    ACC: reg_N PORT MAP (intDataBus,aluIN1,strACC,rst);
107    REGOP: reg_N PORT MAP (intDataBus,aluIN2,strOP,rst);
108
109    --Address path: PORT MAP:
110    AR0,DRO,DRB,strDC,strPC,strADDR,jmpA,jmpB,jmpO,SEL,ADDR,rst
111    AP: addr_path PORT MAP (AR0,DRO,DRB,strDC,strPC,strADDR,jmpA,jmpB
112    , jmpO,SEL,ADDR,rst);
113
114    --Register bank: PORTMAP: internalDataBus,rbcl,DRBO,DROO,AR0O
115    RB: register_bank PORT MAP (intDataBus,rbcl,DRB,DRO,AR0,rst);
116
117    --CU: PORT MAP:
118    RSTM,CLKM,intDataBus,cmdBUS,rst,strPC,strDC,strADDR,strIO,strACC,str
119    OP
120
121    -- jmpO,jmpB,jmpA,SEL,invDir,rbcl
122    CUnit: CU PORT MAP (RSTM,CLKM,intDataBus,CMDbus,RAMdataRD,rst,
123    strPC,strDC,strADDR,strIO,strACC,strOP,jmpO,jmpB,jmpA,SEL,invDIR,
124    rbcl);
125
126 end bhv;
```