


ESc201 : Introduction to Electronics

Digital Circuits

Amit Verma
Dept. of Electrical Engineering
IIT Kanpur


Implementation using only NAND gates (recap)

NAND to Inverter




$$\overline{x \cdot x} = \bar{x}$$

NAND to AND




NAND to OR




Implementation using only NAND gates (recap)

A SoP expression is easily implemented with NAND gates.







AND

$$f = a.b + c.d + f.g$$



OR








There is a one-to-one mapping between AND-OR network and NAND network


Often there is lot of further optimization that can be done

Consider implementation of XOR gate $f = \bar{A}.B + A.\bar{B}$




Implementation using only NOR gates (recap)


NOR to Inverter



NOR to OR






NOR to AND



Implementation using only NOR gates (recap)


To implement using NOR gates, it is easiest to start with minimized Boolean expression in POS form

$$f = (a + b).(c + d).(f + g)$$






OR

AND



$$f = (a + b).(c + d).(f + g)$$



There is a one-to-one mapping between OR-AND network and NOR network



To implement SoP expression using NOR gates, determine first the corresponding PoS expression and then follow the procedure outlined earlier

Implement $f(x,y,z) = \bar{x} \cdot \bar{z} + x \cdot z$ using NOR gates

↓

yz x	00	01	11	10
0	1	0	0	1
1	0	1	1	0

$$\Rightarrow f = (\bar{x} + z) \cdot (x + \bar{z})$$





Similarly PoS expression can be implemented as NAND network by first converting it to SoP expression and then following the procedure outlined earlier



How do we get the chocolate?

Digital Circuits


Design Flow



x	y	z	f
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1


$$f = \bar{x}.\bar{y}.z + \bar{x}.y.z + x.\bar{y}.z + x.y.z$$

$$\Rightarrow f = \bar{x}.\bar{z} + x.z$$



This design approach becomes difficult to use

General Approach




There are certain sub-systems or blocks that are used quite often such as :

1. **Decoders, Encoders**
2. **Multiplexers**
3. **Adder/Subtractors, Multipliers**
4. **Comparators**
5. **Parity Generators**
6.



Decoders

In general maps a smaller number of inputs to a larger set of outputs




B	A	Y_0	Y_1	Y_2	Y_3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1


Example



Decoder with Enable Input




E	B	A	Y_0	Y_1	Y_2	Y_3
0	x	x	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1




E	B	A	Y_0	Y_1	Y_2	Y_3
1	x	x	0	0	0	0
0	0	0	1	0	0	0
0	0	1	0	1	0	0
0	1	0	0	0	1	0
0	1	1	0	0	0	1

Decoder: gate Implementation




E	B	A	Y ₀	Y ₁	Y ₂	Y ₃
0	x	x	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1

$$Y_0 = E \cdot \bar{B} \cdot \bar{A} ; Y_1 = E \cdot \bar{B} \cdot A ; Y_2 = E \cdot B \cdot \bar{A} ; Y_3 = E \cdot B \cdot A$$




A n to 2ⁿ decoder is a minterm generator

x	y	min term
0	0	$\overline{x} \cdot \overline{y}$ m0
0	1	$\overline{x} \cdot y$ m1
1	0	$x \cdot \overline{y}$ m2
1	1	$x \cdot y$ m3




It can be used to implement any combinational circuit

B	A	f ₁
0	0	0
0	1	1
1	0	1
1	1	0



Implementation of a 3-variable function with a 3-to-8 decoder


C	B	A	f
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0



Although it is easy to implement any combinational circuit with this method , it is often very inefficient in terms of gate utilization. Note that this method does not require any minimization.

3/8 decoder using 2/4 decoders

E	C	B	A	y ₀	y ₁	y ₂	y ₃	y ₄	y ₅	y ₆	y ₇
0	x	x	x	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0	0	0
1	0	0	1	0	1	0	0	0	0	0	0
1	0	1	0	0	0	1	0	0	0	0	0
1	0	1	1	0	0	0	1	0	0	0	0
1	1	0	0	0	0	0	0	1	0	0	0
1	1	0	1	0	0	0	0	0	1	0	0
1	1	1	0	0	0	0	0	0	0	1	0
1	1	1	1	0	0	0	0	0	0	0	1



E	B	A	Y ₀	Y ₁	Y ₂	Y ₃
0	x	x	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1

How many 2/4 decoders are required to implement a 4/16 decoder ?