



ă,





ĆS552 Course Wiki: Spring 2016 Main » WISC-SP13 Instruction Set Architecture

WISC-SP13 In:	struction Set Arc	hitecture Political Polit
On this page (h	ide)	2 000 Patri
1. Instruction S	ummarv 4	75
2. Formats		001
2.1 J-format	(2(a) 4	010
2.2 I-format	<u> </u>	Das Ha Olyps
	4	100 ALM
2.3 R-format	···	
3. Special Instru	uctions 5	2 101
l. Instruction	n Summary	1 12001
Instruction Format	Syntax	Semantics
90000 xxxxxxxxx	HALT .	Cease instruction issue, dump memory state to file
90001 xxxxxxxxxx	NOP	None :
	-	***************************************
2 7 9 00	1	
)1000 sss ddd	ADDI Rd, Rs, immediate QSJ4N60	Rd <- Rs + I(sign ext [®] .) √
1001 sss ddd	SUBI Rd, Rs,	Rd <- Isign ext.] - Rs / A + B
	Timica race	
01010 sss ddd Hiiii	XORI Rd, Rs, www.src.com	Rd <- Rs XOR I (xero ext) / (-
91011 sss ddd (ANDAY RO. RS. MANAGES.	Rd <- RS AND ~I vero ext.)
10100 sss ddd iiiii Wy Votata	ROLI Rd, Rs, immediate પાષ્ટ્રિયા	Rd <- Rs <<(rotate) I(lowest 4 bits)
l0101 sss ddd iiiii		Rd <- Rs << I(lowest 4 bits) /
10110 sss ddd 11111 DUN	ROTA ROT RS, WY, LANGO	Rd <- Rs >> (rotate) I (lowes bits) (WE TOOK)
l0111 sss ddd	SREI Rd, RS, immediate uksuur	Rd <- Rs >> I(lowest 4-bits)
0000 sss ddd	ST_Rd_Rs, immediate GINGNO	Mem[Rs + I(sign ext.)] <- Rd √ △LU +
.0001 sss ddd	LD Rd, Rs, immediate 4mm	Rd <- Mem[Rs + I(sign ext.)] \ ALU+
	immediate	Mem[RS) + I(sign ext.)] <- Rd Rs <- Rs + I(sign ext.)
Will something up	<u> </u>	
11001 sşs xxx ddd	BTR Rd, Rs	Rd[bit i] <- Rs[bit 15-i] for i=015
ХХ	. 1	Pacij < RS[7-7] PS: 12 11 0000

nttp://pages.cs.wisc.edu/~karu/courses/cs552/spring2016/wiki/index.php/Main/ISASpecification

Rd =2200 1717

Page 1 of 6

10 87542				
UU	ļ	Rd· <- Rs + Rt 🗸		
11011 sss ttt ddd 01		Rd <- Rt - Rs ✓ Q_		
11011 sss ttt ddd 10	į.	Rd <- Rs XOR Rt ✓		
11011 sss ttt ddd 11		Rd <- Rs AND ~Rt		
11010 sss ttt ddd 00		Rd <- Rs << (rotate) Rt (lowest 4 bits)		
11010 sss ttt ddd 01		Rd <- Rs << Rt (lowest 4 bits)		
11010 sss ttt ddd 10		Rd <- Rs >> (rotate) Rt (lowest 4 bits) ✓		
11010 sss ttt ddd 11		Rd <- Rs >> Rt (lowest 4 bits)		
11100 sss ttt ddd xx	<u></u>	if (Rs == Rt) then Rd <- 1 else Rd <- 0		
		(Rs < Rt) then Rd <- 1 else Rd <- 0 RS-RT = OUNTS		
11110 sss ttt ddd xx AW BY	SLE Rd, Rs, Rt RS- RX- RX- RX- RX- RX- RX- RX- RX- RX- RX	If (Rs <= Rt) then Rd <- 1 else Rd <- 0		
11111 sss ttt ddd xx <u>A以色ク</u>	if (Rs + Rt) generates carry out then Rd <- 1 else Rd <- 0			
15140.(21)	PL RS CRE	RS -R+ < 0 TANOT (6FC) RS-RS (C+(-15))		
01100 sss itilitis AUG	BEQZ Rs, immediate	if (Rs == 0) then PC <- PC + 2 + I(sign ext.)		
01101 sss iiijiii AUO		if (Rs != 0) then PC <- PC + 2 + I(sign ext.)		
01110 666		if (Rs < 0) then PC <- PC + 2 + I(sign ext.) (ALUResult[15] =0		
01111 sss iiiiiji Aur	RGE7 Rs immediate	if (Rs >= 0) then () Aurout (15] == 2)		
11000 sss	LBI Rs, immediate	Rs <- I(sign ext.) \(\square\$		
10010 (SSS) i i i i i i i i	SLBI Rs, immediate	Rs /- (Rs << 8) (Zero ext.) V		
	RC			
00100 dddddddddd	U_displacement	PC <- PC + 2 + D(sign ext.) √		
00101	- + -	PC <- Rs + I(sign ext.)		
00110 dddddddddd	JAL displacement	R7 <- PC + 2 PC <- PC + 2 + D(sign ext.)		
00111 sss iiiij7ii	1	R7 <- PC + 2 PC <- Rs + I(sign ext.)		

ALU 000

010

<u>/</u>			
00010 siic Rs	produce IllegalOp exception. Must provide one source register.		
00011 xxxxxxxxxx NOP / RTI	PC <- EPC		
	1 C 1/10 F2C / 5		

2. Formats

WISC-SP13 supports instructions in four different formats: J-format, 2 I-formats, and the R-format. These are described below.

2.1 J-format

The J-format is used for jump instructions that need a large displacement.

J-Format

5 bits	11 bits	
Op Code	Displacement	

Jump Instructions

The Jump instruction loads the PC with the value found by adding the PC of the next instruction (PC+2, not PC+4 as in MIPS) to the **sign-extended** displacement.

The Jump-And-Link instruction loads the PC with the same value and also saves the address of the next sequential instruction (i.e., PC+2) in the link register R_7 .

The syntax of the jump instructions is:

- J displacement
- JAL displacement

2.2 I-format

I-format instructions use either a destination register, a source register, and a 5-bit immediate value; or a destination register and an 8-bit immediate value. The two types of I-format instructions are described below.

I-format 1 Instructions

I-format 1

1-ioimac z			
5 bits	3 bits	3 bits	5 bits
Op Code	R _s	, u	Immediate

The I-format 1 instructions include XOR-Immediate, ANDN-Immediate, Add-Immediate, Subtract-Immediate, Rotate-Left-Immediate, Shift-Left-Logical-Immediate, Rotate-Right-Immediate, Shift-Right-Logical-Immediate, Load, Store, and Store with Update.

