





PC + 2






PC Op

- 0 — Hold PC
- 1 — PC+2
- 2 — PC+2+D
- 3 — R3+I
- 4 — ~~PC~~ If (true) PC+2+I





WISC-SP13 Instruction Set Architecture

On this page... (hide)

1. Instruction Summary
2. Formats
 - 2.1 J-format
 - 2.2 I-format
 - 2.3 R-format
3. Special Instructions

0	000
1	001
2	010
3	011
4	100
5	101
6	110
7	111

$Rd[i] \leftarrow Ps[7-i]$ $i=0$
 $Ps: 1000010$
 $Rd: 01000001$

1. Instruction Summary

Instruction Format	Syntax	Semantics
00000 xxxxxxxxxxxx	HALT	Cease instruction issue, dump memory state to file
00001 xxxxxxxxxxxx	NOP	None
01000 sss ddd iiii	ADDI Rd, Rs, immediate <small>SIGNED</small>	$Rd \leftarrow Rs + I(\text{sign ext.})$ ✓
01001 sss ddd iiii	SUBI Rd, Rs, immediate <small>SIGNED</small>	$Rd \leftarrow I(\text{sign ext.}) - Rs$ ✓ $A + B$
01010 sss ddd iiii	XORI Rd, Rs, immediate <small>UNSIGNED</small>	$Rd \leftarrow Rs \text{ XOR } I(\text{zero ext.})$ ✓
01011 sss ddd iiii	ANDI Rd, Rs, immediate <small>UNSIGNED</small>	$Rd \leftarrow Rs \text{ AND } \sim I(\text{zero ext.})$ ✓
10100 sss ddd iiii	ROLI Rd, Rs, immediate <small>UNSIGNED</small>	$Rd \leftarrow Rs \ll (\text{rotate}) I(\text{lowest 4 bits})$ ✓
10101 sss ddd iiii	SLLI Rd, Rs, immediate <small>UNSIGNED</small>	$Rd \leftarrow Rs \ll I(\text{lowest 4 bits})$ ✓
10110 sss ddd iiii	RORI Rd, Rs, immediate <small>UNSIGNED</small>	$Rd \leftarrow Rs \gg (\text{rotate}) I(\text{lowest 4 bits})$ ✓
10111 sss ddd iiii	SRLI Rd, Rs, immediate <small>UNSIGNED</small>	$Rd \leftarrow Rs \gg I(\text{lowest 4 bits})$ ✓
10000 sss ddd iiii	ST Rd, Rs, immediate <small>SIGNED</small>	$Mem[Rs + I(\text{sign ext.})] \leftarrow Rd$ ✓ $ALU +$
10001 sss ddd iiii	LD Rd, Rs, immediate <small>SIGNED</small>	$Rd \leftarrow Mem[Rs + I(\text{sign ext.})]$ ✓ $ALU +$
10011 sss ddd iiii	STU Rd, Rs, immediate ✓	$Mem[Rs + I(\text{sign ext.})] \leftarrow Rd$ $Rd \leftarrow Rs + I(\text{sign ext.})$ ✓ $ALU +$
11001 sss xxx ddd xx	BTR Rd, Rs	$Rd[\text{bit } i] \leftarrow Rs[\text{bit } 15-i] \text{ for } i=0..15$

000001
 1111
 0001
 10000 ✓

ALU
000

ALU
00

$Rd[i] \leftarrow Ps[7-i]$ $Ps: 11110000$
 $Rd: 00001111$

RS 70 ~~RS 70~~ 0

10 8 7 5 4 2

1011 sss ttt ddd 00	ADD Rd, Rs, Rt	Rd ← Rs + Rt ✓
11011 sss ttt ddd 01	SUB Rd, Rs, Rt	Rd ← Rt - Rs ✓ R
11011 sss ttt ddd 10	XOR Rd, Rs, Rt	Rd ← Rs XOR Rt ✓
11011 sss ttt ddd 11	ANDN Rd, Rs, Rt	Rd ← Rs AND ~Rt ✓
11010 sss ttt ddd 00	ROL Rd, Rs, Rt	Rd ← Rs << (rotate) Rt (lowest 4 bits) ✓
11010 sss ttt ddd 01	SLL Rd, Rs, Rt	Rd ← Rs << Rt (lowest 4 bits) ✓
11010 sss ttt ddd 10	ROR Rd, Rs, Rt	Rd ← Rs >> (rotate) Rt (lowest 4 bits) ✓
11010 sss ttt ddd 11	SRL Rd, Rs, Rt	Rd ← Rs >> Rt (lowest 4 bits) ✓
11100 sss ttt ddd xx	SEQ Rd, Rs, Rt	if (Rs == Rt) then Rd ← 1 else Rd ← 0 $RS - RT = 0$
11101 sss ttt ddd xx	SLT Rd, Rs, Rt	if (Rs < Rt) then Rd ← 1 else Rd ← 0 $RS - RT < 0$
11110 sss ttt ddd xx	SLE Rd, Rs, Rt	if (Rs ≤ Rt) then Rd ← 1 else Rd ← 0 $RS - RT \geq 0$
11111 sss ttt ddd xx	SCO Rd, Rs, Rt	if (Rs + Rt) generates carry out then Rd ← 1 else Rd ← 0 $RS + RT \geq 0$
01100 sss iiiiiii	BEQZ Rs, immediate	if (Rs == 0) then PC ← PC + 2 + I(sign ext.) $RS = 0$
01101 sss iiiiiii	BNEZ Rs, immediate	if (Rs != 0) then PC ← PC + 2 + I(sign ext.) $RS \neq 0$
01110 sss iiiiiii	BLTZ Rs, immediate	if (Rs < 0) then PC ← PC + 2 + I(sign ext.) $ALUResult[5] = 1$
01111 sss iiiiiii	BGEZ Rs, immediate	if (Rs ≥ 0) then PC ← PC + 2 + I(sign ext.) $ALUResult[5] = 0$
11000 sss iiiiiii	LBI Rs, immediate	Rs ← I(sign ext.) ✓
10010 sss iiiiiii	SLBI Rs, immediate	Rs ← (Rs << 8) I(zero ext.) ✓
00100 dddddddddd	J displacement	PC ← PC + 2 + D(sign ext.) ✓
00101 sss iiiiiii	JR Rs, immediate	PC ← Rs + I(sign ext.) ✓
00110 dddddddddd	JAL displacement	R7 ← PC + 2 PC ← PC + 2 + D(sign ext.) ✓
00111 sss iiiiiii	JALR Rs, immediate	R7 ← PC + 2 PC ← Rs + I(sign ext.) ✓

ALU 000

ALU 010

ALU 011

ALU 012

ALU 013

00010	siic Rs	produce IllegalOp exception. Must provide one source register.
00011 xxxxxxxxxxxx	NOP / RTI	PC <- EPC

Exists PC ?

2. Formats

WISC-SP13 supports instructions in four different formats: J-format, 2 I-formats, and the R-format. These are described below.

2.1 J-format

The J-format is used for jump instructions that need a large displacement.

J-Format

5 bits	11 bits
Op Code	Displacement

Jump Instructions

The Jump instruction loads the PC with the value found by adding the PC of the next instruction (PC+2, not PC+4 as in MIPS) to the **sign-extended** displacement.

The Jump-And-Link instruction loads the PC with the same value and also saves the address of the next sequential instruction (i.e., PC+2) in the link register R₇.

The syntax of the jump instructions is:

- J displacement
- JAL displacement

2.2 I-format

I-format instructions use either a destination register, a source register, and a 5-bit immediate value; or a destination register and an 8-bit immediate value. The two types of I-format instructions are described below.

I-format 1 Instructions

I-format 1

5 bits	3 bits	3 bits	5 bits
Op Code	R _s	R _d	Immediate

The I-format 1 instructions include XOR-Immediate, ANDN-Immediate, Add-Immediate, Subtract-Immediate, Rotate-Left-Immediate, Shift-Left-Logical-Immediate, Rotate-Right-Immediate, Shift-Right-Logical-Immediate, Load, Store, and Store with Update.

R_s R_t

$A[s]$ $B[s]$ $Out[s]$

0	0	0	0
0	0	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1
1	1	1	0
1	1	1	1

0 1 x 0

Ex

$S[s]$

0	1	0	0
1	0	0	1
0	1	1	0
1	0	1	1
0	1	0	0
1	0	1	1
0	1	0	0
1	0	1	1

$A[s]$ $B[s]$

ms

~~x~~ 40

x | 1 | 0 | 0

~~$R_s < R_t$~~
 $R_s < R_t$
 $R_s \leq R_t$
 $R_t - R_s < 0$
 $R_t - R_s > 0$

$R_s < R_t$

$R_s \leq R_t$

$R_s < R_t$

$0 \leq R_t - R_s$

$Out[s]$

$R_t - R_s \neq 0$