



Mem_System.v

enable = 1 always?
en = 0 when Idle

1-e not need



assign Done = hit & valid
assign CacheHit = hit & valid & potentialHit's



think at ②
case
mem_in = 00

RD-MEM0
rd=1
mem_offset=00

RD-MEM1
rd=1
mem_offset=01

WD-cache0
RD-MEM2
rd=1
mem_offset=10
comp=0
write=1
cache_offset=00

WD-cache7
RD-MEM3
rd=1
mem_offset=11
comp=0
write=1
cache_offset=01

WD-cache2
comp=0
write=1
cache_offset=10

WD-cache3
comp=0
write=1
cache_offset=11

1
2
RD-MEM4
rd=1
mem_offset=12
comp=0
write=1
cache_offset=01
RD-MEM5
rd=1
mem_offset=13
comp=0
write=1
cache_offset=01
RD-MEM6
rd=1
mem_offset=14
comp=0
write=1
cache_offset=01
RD-MEM7
rd=1
mem_offset=15
comp=0
write=1
cache_offset=01

BUG

Mem-addr
comp=1
Addr
comp=0
write=0
cache_offset=00
mem_offset=00
cache_offset=00
mem_offset=01
cache_offset=01
mem_offset=02
cache_offset=02
mem_offset=03
cache_offset=03
mem_offset=04
cache_offset=04
mem_offset=05
cache_offset=05
mem_offset=06
cache_offset=06
mem_offset=07
cache_offset=07
mem_offset=08
cache_offset=08
mem_offset=09
cache_offset=09
mem_offset=10
cache_offset=10
mem_offset=11
cache_offset=11
mem_offset=12
cache_offset=12
mem_offset=13
cache_offset=13
mem_offset=14
cache_offset=14
mem_offset=15
cache_offset=15

comp=0
write=0
cache_offset=00

WB-W1
comp=0
write=1
cache_offset=00
mem_offset=00
WB-W2
comp=0
write=1
cache_offset=01
mem_offset=01
WB-W3
comp=0
write=1
cache_offset=02
mem_offset=02
WB-W4
comp=0
write=1
cache_offset=03
mem_offset=03
WB-W5
comp=0
write=1
cache_offset=04
mem_offset=04
WB-W6
comp=0
write=1
cache_offset=05
mem_offset=05
WB-W7
comp=0
write=1
cache_offset=06
mem_offset=06
WB-W8
comp=0
write=1
cache_offset=07
mem_offset=07
WB-W9
comp=0
write=1
cache_offset=08
mem_offset=08
WB-W10
comp=0
write=1
cache_offset=09
mem_offset=09
WB-W11
comp=0
write=1
cache_offset=10
mem_offset=10
WB-W12
comp=0
write=1
cache_offset=11
mem_offset=11
WB-W13
comp=0
write=1
cache_offset=12
mem_offset=12
WB-W14
comp=0
write=1
cache_offset=13
mem_offset=13
WB-W15
comp=0
write=1
cache_offset=14
mem_offset=14
WB-W16
comp=0
write=1
cache_offset=15
mem_offset=15