2019/5/13 Vectorr - HDLBits

#### **Vectorr** O

← vector3 ② (/wiki/vector3)

vector4○ (/wiki/vector4) →

Given an 8-bit input vector [7:0], reverse its bit ordering.

See also: Reversing a longer vector (/wiki/Vector100r).

```
Module Declaration
module top_module(
   input [7:0] in,
   output [7:0] out
);
```

#### Hint...

- assign out [7:0] = in[0:7]; does not work because Verilog does not allow vector bit ordering to be flipped.
- The concatenation operator may save a bit of coding, allowing for 1 assign statement instead of 8.

```
Write your solution here
```

Submit

Submit (new window)

Upload a source file... ¥

```
Solution
```

Show solution

```
module top_module (
input [7:0] in,
output [7:0] out
```

```
4
 5
       assign {out[0], out[1], out[2], out[3], out[4], out[5], out[6], out[
 6
 7
       /*
 8
       // I know you're dying to know how to use a loop to do this:
 9
10
       // Create a combinational always block. This creates combinat
11
       // as sequential code. for-loops describe circuit *behaviour*
12
       // inside procedural blocks (e.g., always block).
13
       // The circuit created (wires and gates) does NOT do any iter
14
15
       // AS IF the iteration occurred. In reality, a logic synthesi
       // figure out what circuit to produce. (In contrast, a Verilo
16
17
       // during simulation.)
18
       always @(*) begin
19
           for (int i=0; i<8; i++) // int is a SystemVerilog type. l
20
               out[i] = in[8-i-1];
21
       end
22
23
       // It is also possible to do this with a generate-for loop. (
24
       // but are quite different in concept, and not easy to unders
25
       // of "things" (Unlike procedural loops, it doesn't describe
26
       // module instantiations, net/variable declarations, and proc
27
       // a procedure). Generate loops (and genvars) are evaluated \epsilon
28
29
       // blocks as a form of preprocessing to generate more code, v
       // In the example below, the generate-for loop first creates
30
31
       // synthesized.
       // Note that because of its intended usage (generating code \epsilon
32
       // on how you use them. Examples: 1. Quartus requires a gener
33
       // attached (in this example, named "my_block_name"). 2. Insi
34
35
       generate
36
           genvar i;
           for (i=0; i<8; i = i+1) begin: my_block_name
37
38
               assign out[i] = in[8-i-1];
39
           end
       endgenerate
40
       */
41
42
43 endmodule
44
```

# vectorr — Compile and simulate


Running Quartus synthesis. <u>Show Quartus messages...</u> Running ModelSim simulation. <u>Show Modelsim messages...</u>


## **Status: Success!**

You have solved 17 problems. See my progress...

## Timing diagrams for selected test cases

These are timing diagrams from some of the test cases we used. They may help you debug your circuit. The diagrams show inputs to the circuit, outputs from your circuit, and the expected reference outputs. The "Mismatch" trace shows which cycles your outputs don't match the reference outputs (0 = correct, 1 = incorrect).





vector4○ (/wiki/vector4) →

Retrieved from "http://hdlbits.01xz.net/mw/index.php?title=Vectorr&oldid=1253 (http://hdlbits.01xz.net/mw/index.php?title=Vectorr&oldid=1253)"

#### **Problem Set Contents**

- Getting Started
- ▼ Verilog Language
  - ▶ Basics
  - ▼ Vectors
    - ✔ Vectors (/wiki/vector0)
    - ♦ Vectors in more detail (/wiki/vector1)
    - ♦ Vector part select (/wiki/vector2)
    - ◆ Bitwise operators (/wiki/vectorgates)
    - ◆ Four-input gates (/wiki/gates4)
    - ✔ Vector concatenation operator (/wiki/vector3)
    - Vector reversal 1 (/wiki/vectorr)
    - O Replication operator (/wiki/vector4)
    - O More replication (/wiki/vector5)
  - ▶ Modules: Hierarchy
  - ▶ Procedures
  - ▶ More Verilog Features
- ▶ Circuits
- ▶ Verification: Reading Simulations
- Verification: Writing Testbenches