




EXTERNAL VIDEO CONNECTOR




FPGA VERA LOGIC VIDEO & AUDIO CARD



ANALOG VGA SIGNALS






VERA FPGA PROGRAMMED OK






\$D1FF access & DATABUS = PBI DEVICE ID -> mVCS0 active/deactive


Those signals are valid in ATARI XE only



# ATARI 130XE ECI & CARTRIDGE INTERFACE




## BUS LOGIC LEVEL SHIFTERS




## FPGA/SSD Flash Glue Logic


iceprog programmer USB FTDI / SPI




## SD/microSD INTERFACE



## SPI 16MB FLASH



## IC DAC/AUDIO 24BIT 192K 16TSSOP



Gianluca Renzi

**RetroBit Lab**

Sheet: /Vera FPGA flash/

File: vera-fpga-flash.sch

**Title: uSD Card and FLASH for FPGA**

Size: A4 Date: 2025-09-16

KiCad E.D.A. kicad 5.1.9+dfsg1-1+deb11u1

**Rev: 1.0**

Id: 5/6

**POWER INPUT: from 5VDC...24VDC  
Positive CENTRAL PIN**

PJ-002AH-SMT-TR

J5

1A

10uF-35V C47

U15 L7805

IN OUT

10uF-20V C48

100nF C49

R56 0R

U17 MAX40200AUK

VDD OUT

EN

TP5V

5V\_USB

5V

### POWER 3.3V & POWER 2.5V

The image displays two circuit diagrams for voltage regulation. The first diagram, labeled 'POWER 3.3V & POWER 2.5V', shows the 3.3V regulator (U13, AMS1117-3.3) connected to a 5V source. The input capacitor C44 (100nF) is connected to the input (VI) of the regulator. The output (VO) is connected to the output capacitor C45 (10uF-20V) and the 3V3 output. The second diagram shows the 2.5V regulator (U14, AMS1117-1.5) connected to a 5V source. The input capacitor C50 (100nF) is connected to the input (VI) of the regulator. The output (VO) is connected to the output capacitor C51 (10uF-20V) and the 1V5 output.

Rev: 1.0  
Id: 6/6