

Sheet: VeraModule

VERA FPGA

File: vera-fpga.sch

Sheet: BusDecoder

BUS DECODER

File: busdecoder.sch

Sheet: Vera FPGA flash

VERA SPI FLASH
SD CARD INTERFACE

File: vera-fpga-flash.sch

Sheet: CartridgeInterface

CARTRIDGE INTERFACE

File: cartridgeInterface.sch

Sheet: PowerSupply

POWER SUPPLY

File: powersupply.sch

Sheet: VGA Analog

VGA ANALOG

File: vga-analog.sch

FIDUCIAL TOP

FID3

FID4

Fiducial

Fiducial

FIDUCIAL BOTTOM

FID2

FID1

Fiducial

Fiducial

LOG01
VERA X16 LOGO

LOG03
KICAD DESIGN

LOG05
ESP32_BOBOARD

LBL1

LOG02
ATARI READY

LOG04
ATARI DUO BUS

Gianluca Renzi
RetroBit Lab

Sheet: /
File: VERA-MODULE-RBL.sch

Title: VERA FPGA Audio & Video Board

Size: A4


Date: 2025-09-30

Rev: 1.0


KiCad E.D.A. kicad 5.1.9+dfsg1-1+deb11u1

Id: 1/7


FPGA VERA LOGIC VIDEO & AUDIO CARD



Iceprog programmer USB FTDI / SPI



VERA FPGA PROGRAMMED OK



Gianluca Renzi

RetroBit Lab

Sheet: /VeraModule/

File: vera-fpga.sch

Title: VERA MODULE AND PROGRAMMING CONNECTOR

Size: A4


Date: 2025-09-30

Rev: 1.0


KiCad E.D.A. kicad 5.1.9+dfsg1-1+deb11u1

Id: 2/7

PBI DEVICE ID: software selectable only





\$D1FF access & DATABUS = PBI DEVICE ID -> mVCS0 active/deactive




Gianluca Renzi RetroBit Lab		
Sheet: /BusDecoder/ File: busdecoder.sch		
Title: BUS DECODER		
Size: A4	Date: 2025-09-30	Rev: 1.0
KiCad E.D.A.	kidac 5.1.9+dfsg1-1+deb11u1	Id: 3/7

ATARI 130XE ECI & CARTRIDGE INTERFACE



All 8-Bit signals must be shifted from 5V to 3.3V and vice versa



UNCONNECTED IN THIS PROJECT



AUDIO MIXER INSIDE ATARI



BUS LOGIC LEVEL SHIFTERS

Gianluca Renzi

RetroBit Lab

Sheet: /CartridgeInterface/

File: cartridgeInterface.sch

Title: CARTRIDGE INTERFACE AND BUS LEVEL SHIFTERS

Size: A4


Date: 2025-09-30

Rev: 1.0


KiCad E.D.A. kicad 5.1.9+dfsg1-1+deb11u1

Id: 4/7

FPGA/SSD Flash Glue Logic




When programming SPI FLASH for bitstream, the JP2 jumper must be closed. Should be open in a normal operational mode.




The microSD BUS will be available only when FPGA is ready and programmed


SD/microSD INTERFACE




SPI 16MB FLASH



IC DAC/AUDIO 24BIT 192K 16TSSOP



AUDIO 3.5mm OUTPUT



AUDIO SECTION

Gianluca Renzi

RetroBit Lab

Sheet: /Vera FPGA flash/

File: vera-fpga-flash.sch

Title: uSD Card, FPGA FLASH and AUDIO SECTION


Size: A4	Date: 2025-09-30
----------	------------------

Size: A4	Date: 2025-09-30
KiCad E.D.A. kicad 5.1.9+dfsg1-1+deb11u1	


Rev: 1.0

Id: 5/7


USB ESP32 PROGRAMMING



POWER INPUT: from 5VDC...24VDC
Positive CENTRAL PIN



POWER 3.3V & POWER 1.2V



Gianluca Renzi
RetroBit Lab


Sheet: /PowerSupply/
File: powersupply.sch

Title: POWERSUPPLY and USB


Size: A4	Date: 2025-09-30
KiCad E.D.A. kicad 5.1.9+dfsg1-1+deb11u1	

Rev: 1.0
Id: 6/7

ANALOG VGA SIGNALS



EXTERNAL VIDEO CONNECTOR



Gianluca Renzi

RetroBit Lab

Sheet: /VGA Analog/

File: vga-analog.sch

Title: ANALOG AND EXTERNAL VIDEO CONNECTOR

Size: A4

Date: 2025-09-30

Rev: 1.0

KiCad E.D.A. kicad 5.1.9+dfsg1-1+deb11u1

Id: 7/7