

Sheet: VeraModule

VERA FPGA

File: vera-fpga.sch

Sheet: BusDecoder

BUS DECODER

File: busdecoder.sch

Sheet: Vera FPGA flash

VERA SPI FLASH SD CARD INTERFACE

File: vera-fpga-flash.sch

Sheet: CartridgeInterface

CARTRIDGE INTERFACE

File: cartridgeInterface.sch

Sheet: PowerSupply

POWER SUPPLY

File: powersupply.sch


Gianluca Renzi
RetroBit Lab

Sheet: /
File: VERA-MODULE-RBL.sch

Title: VERA FPGA Audio & Video Board

Size: A4 Date: 2025-07-28
KiCad E.D.A. kicad 5.1.9+dfsg1-1+deb11u1

Rev: 1.0
Id: 1/6



Gianluca Renzi
RetroBit Lab

Sheet: /VeraModule/
 File: vera-fpga.sch

Title:

Size: A4 Date: 2025-07-28
 KiCad E.D.A. kicad 5.1.9+dfsg1-1+deb11u1

Rev: 1.0
 Id: 2/6




Internal Memory Setup:
The range must be defined in software
EXSEL

In PBI Atari XL there is EXTENB signal output and EXTSEL signal input
In PBI Atari XE there is only the EXSEL signal output

PBI DEVICE ID: software selectable only

PBI Bus Interface Decoder:
\$D1XX, \$D1FF, MPD, \$D8XX-\$DFXX, EX(T)SEL

U7
ESP32-PICO-D4



mVCS0 active & A15..A0 \$D8XX-\$DFXX -> MPD active (Internal 2K ROM)

\$D1FF access & DATABUS = PBI DEVICE ID -> mVCS0 active/deactive

Gianluca Renzi
RetroBit Lab

Sheet: /BusDecoder/
File: busdecoder.sch

Title:


Size: A4 Date: 2025-07-28

KiCad E.D.A. kicad 5.1.9+dfsg1-1+deb11u1

Rev: 1.0

Id: 3/6

ATARI 130XE ECI & CARTRIDGE INTERFACE



Gianluca Renzi

RetroBit Lab

Sheet: /CartridgeInterface/

File: cartridgeInterface.sch

Title:

Size: A4

Date: 2025-07-28

Rev: 1.0

KiCad E.D.A. kicad 5.1.9+dfsg1-1+deb11u1

Id: 4/6

FPGA/SSD Flash Logic

The schematic diagram illustrates the power supply and logic components for the FPGA/SSD Flash Logic. It includes a power supply section and a logic section.

Power Supply Section:

- A +3.3V supply is connected to pin 14 (VCC) of the U5E 74HC00.
- The GND pin (pin 7) is connected to ground.
- A 100nF capacitor (C28) is connected between the +3.3V supply and ground.

Logic Section:

- The logic is implemented using four 74HC00 NAND gates (U9A, U9B, U5D, U5C).
- U9A (74HC00) has inputs 1 and 2 connected to the Jumper_2_Open signal (pin 1) and the FPGA_CDONE signal (pin 2). Its output (pin 3) is connected to the input of U5D (pin 12).
- U9B (74HC00) has inputs 4 and 5 connected to the SPI_SSSEL_N signal (pin 4) and an unlabeled input (pin 5). Its output (pin 6) is connected to the input of U5C (pin 10).
- U5D (74HC00) has inputs 12 and 13 connected to the output of U9A (pin 3) and the Jumper_2_Open signal (pin 1). Its output (pin 11) is connected to the SD_SSSEL_N signal.
- U5C (74HC00) has inputs 9 and 10 connected to the output of U9B (pin 6) and the Jumper_2_Open signal (pin 1). Its output (pin 8) is connected to the FLASH_SSSEL_N signal.


[illegible]

SPI 16MB FLASH


The diagram shows the SPI 16MB FLASH (U10) connected to a microcontroller. The flash is a yellow rectangle with pins 1-8. Pin 1 (CS) is connected to C29 (100nF) and +3.3V. Pin 6 (CLK) is connected to SPI_SCK. Pin 8 (VCC) is connected to +3.3V. Pin 4 (GND) is connected to GND. Pin 5 (DI(100)) is connected to SPI_MOSI. Pin 2 (DO(101)) is connected to SPI_MISO. Pin 3 (IO2) and pin 7 (IO3) are connected to a common node, which is then connected to +3.3V through resistors R41 and R42 (both 47K). The part number W25Q16JVSNIQ is printed below the chip.

Id: 5/6


USB ESP32 PROGRAMMING




POWER INPUT: from 5VDC...24VDC Positive CENTRAL PIN



POWER 3.3V & POWER 2.5V



POWER LED 5V: RED 3.3V: YELLOW



Gianluca Renzi
RetroBit Lab

Sheet: /PowerSupply/
File: powersupply.sch

Title:

Size: A4 Date: 2025-07-28
KiCad E.D.A. kicad 5.1.9+dfsg1-1+deb11u1

Rev: 1.0
Id: 6/6