



Sheet: /
File: abex-megaram.sch

Size: A4	Date: 2019-04-06	Rev:
KiCad E.D.A.	kiCad 4.0.2+dfsg1-stable	Id: 1/3

INVERTER LOGIC FOR SEPARATED READ/WRITE ACCESS



EXTERNAL RAM ACCESS WILL ASSERT THE EXTSEL SIGNAL (code)

For ABEX Bus Extender
Level Shifters and Memory SRAM Connections
BUS ADAPTERS AND MEMORY LAYOUT
RetroBit Lab

Sheet: /Static RAM/
File: sram-levelshifters.sch

Title: STATIC RAM 1 MByte (512K x 8 x 2)

Size: A4 Date: 2019-04-06 Rev: 1.0

KiCad E.D.A. kicad 4.0.2+dfsg1-stable Id: 2/3

