


Title: hw 5 gianna galard

Date: 11 / 20 / 21

1. Construct a 5-to-32 line decoder with four 3-to-8 line decoder with enable and a 2-to-4 line decoder. Use block diagrams for the components, label all inputs and outputs.



Encoder with enable and a 2-to-4 line decoder. Use block 5.

Encoder Truth Table:

en=1	3 bit	8 bit
0 0 0	0000 0001	
0 0 1	0000 0010	
⋮		
1 1 1	1000 0000	

Decoder Truth Table:

en=0	x	0000 0000
0 0 0	0000 0000	
0 0 1	0000 0000	
0 1 0	0000 0000	
0 1 1	0000 0000	
1 0 0	0000 0000	
1 0 1	0000 0000	
1 1 0	0000 0000	
1 1 1	0000 0000	

Output Data Bus:

Input: 00 000, 00 111, 01 000, 01 111, 10 000, 10 111, 11 000, 11 111

Output [31:0]:

- d4: 0000 0000
- d3: 0000 0000
- d2: 0000 0000
- d1: 0000 0001

Decoder Enable Signals:

- n0: 00 000, 00 111
- n1: 01 000, 01 111
- n2: 10 000, 10 111
- n3: 11 000, 11 111


2. A combinational circuit is defined by the following three Boolean functions:

$$F1 = (y' + x)z$$

$$F2 = y'z' + x'y + yz'$$

$$F3 = (x + y)z$$

Design the circuit with a decoder and external gates. Draw the diagram, and label all inputs and outputs. (Hints: turn each function to sum of minterms.)





Title: _____


Date: ____/____/____

3. Design an active high BCD-to-decimal decoder using the unused combinations of the BCD code as don't-care conditions

B0	B1	B2	B3	w	x	y	z
0	0	0	0	0	0	0	0
0	0	0	1				
0	0	1	0				
0	0	1	1				
0	1	1	0				
0	1	1	1				
1	0	0	1	1	0	0	1
1	0	1	1	x	x	x	x
1	1	1	1	x	x	x	x



4. Construct a 16x1 multiplexer with two 8x1 and one 2x1 multiplexers. Use block diagrams and label all inputs and outputs.



Data	S3	S2	S1	S0
d	0	0	0	0
d	0	0	0	1
d	0	0	0	1
d	0	0	0	1
d	0	0	0	1
d	0	0	0	1
d	0	0	0	1
d	0	0	0	1

Title:

Date: / /

5. Implement a full adder with two 4x1 multiplexers. Draw the truth-table, diagram and label the inputs and outputs.

x	y	cin	s	cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$s = cin$$

$$cout = 0$$

$$s = \bar{c}in$$


$$cout = cin$$

$$s = \bar{c}in$$


$$cout = cin$$

$$s = cin$$

$$cout = 1$$




x	y	cout
0	0	0
0	1	1
1	0	2
1	1	3



6. An 8x1 multiplexer has inputs A, B, And C connected to the selection inputs S2, S1, and S0, respectively. The data inputs I0 through I7 are as follows

I1 = I2 = 0, I3 = I7 = 1; I4 = I5 = D'; and I0 = I6 = D;

Determine the Boolean function that the multiplexer implements



Dec	A	B	C	D	F
0	0	0	0	0	0
1	0	0	0	1	1
2	0	0	1	0	0
3	0	0	1	1	0
4	0	1	0	0	0
5	0	1	0	1	0
6	0	1	1	0	1
7	0	1	1	1	1
8	1	0	0	0	1
9	1	0	0	1	0
10	1	0	1	0	1
11	1	0	1	1	0
12	1	1	0	0	0
13	1	1	0	1	1
14	1	1	1	0	1
15	1	1	1	1	1

F	CD	AB	00	01	11	10
00	0	1	1	1	1	1
01	4	5	1	1	1	1
11	12	13	1	1	1	1
10	8	9	1	1	1	1

$$F(A, B, C, D) = \bar{A}\bar{B}\bar{C}D + BC + A\bar{B}\bar{D} + ABD$$

Title:

Date: / /

7. Using a case statement, write an HDL behavioral description of an eight-bit arithmetic logic unit (ALU). The circuit has a three-bit select bus (Sel), 8-bit input datapaths (A[7:0] and B[7:0]), an eight-bit output datapath (y[7:0]), and performs the arithmetic and logic operations listed below.

Sel Operation Description

000	$y = 8'b0$	
001	$y = A \ \& \ B$	Bitwise AND
010	$y = A \ \ B$	Bitwise OR
011	$y = A \ \wedge \ B$	Bitwise exclusive OR
100	$y = \sim A$	Bitwise complement
101	$y = A - B$	Subtract
110	$y = A + B$	Add (Assume A and B are unsigned)
111	$y = 8'hFF$	

```

module Alu(y,A,B,Sel)
// 8bit input datapaths
input [7:0] A,B;
// 3 bit bus
input [2:0] Sel;
output reg [7:0] y;

always @(A,B,Sel)
begin
case(Sel)
// follow given operations
3'b000: y = 8'b0;
3'b001: y = A & B;
3'b010: y = A | B;
3'b011: y = A ^ B;
3'b100: y = ~A;
3'b101: y = A - B;
3'b110: y = A + B;
3'b111: y = 8'hFF;
end case
end
endmodule
    
```