





























- Note: This lab does not allow to use any existing latch modules.
- Part 1: Gated SR NAND latch
 - Design a gated SR NAND latch.
 - Create a vector waveform file (.vwf) to evaluate the output of the latch.
 - S: count value, binary, simulation period=4us, advanced by 1 every 100ns, start from 50ns
 - R: count value, binary, simulation period=4us, advanced by 1 every 200ns, start from 0ns
 - EN: count value, binary, simulation period 4us, advanced by 1 every 2us, start from 0ns
- Part 2: Gated SR NAND latch application: Design the on/off pushbuttons with a counter
 - I/O Functions:
 - PushButton2 (S) is to turn on the motor (i.e., LED0: Q).
 - PushButton1 (R) is to turn off motor (i.e., LED0: Q).
 - PushButton0 is to reset the 2-digit BCD (or decimal) counter to 00.
 - Hex1 and Hex0 shows the value of the 2-digit BCD counter.
 - SW0 is to enable/disable the pushbuttons.
 - · When SW0 is Logic-High, enable the pushbuttons. Otherwise, the pushbuttons are disabled.
 - The 2-digit BCD counter is advanced by one whenever the motor is turned ON from OFF (rising-edge trigger).





