REVISION HISTORY:

BCM943362WCD6 Rev01

1) Initial release.

BCM943362WCD6_3 Rev01


- 1) Added 10k resistors R94, R95, R96 for identifying board revision.
- 2) Renamed "32K_PWM_OUT" net to "MCO_SLEEP_CLK" and moved from using PA11 to PA8.

(Note: When using WICED Powersave API, it is critical that an accurate $32.768 \rm kHz$ clock is used for the sleep clock input pin of the WLAN chip.

The MCO1 pin (PA8) can be used to route out the highly accurate $32.768 \mathrm{kHz}$ LSE clock and is now used as the source for the sleep clock into the WLAN chip.

The LSE clock is more accurate than generating a PWM signal out of PA11.)





U3 UPG2179TB-E4-HF-A SC70-6

Note: Only one set of communication lines are required to be connected between the microcontroller and wlan device (either SDIO or SPI)

Please select one set based on the table above.


ANT1 ANT-BCM943235UE


10K (DNI

ANT2 ANT-BCM943235UE-MIR

It is NOT necessary to connect both SPI and SDIO.

PC1 PCB NUMBER: 200-125211-0030 PCB NAME: BCM943362WCD6_3 ZH1 SCHEMATIC DIAGRAM






Module Pinout

4 NC1
6 NC1
6 NC2
7 NC2
111 NC3
112 NC4
12 NC5
13 NC5
13 NC5
14 NC6
15 NC7
16 NC8
16 NC8
17 NC9
18 NC10
20 NC12
20 NC12
21 NC13
22 NC14
22 NC15
32 NC15
32 NC15
32 NC17
34 NC17
35 NC17
NC19
NC17
NC19
NC17
NC19
NC12
NC12
NC14
NC17
NC19
NC17
NC19
NC17
NC19
NC17
NC19
NC17
NC19
NC20
NC21

WL_SDIO_SPI_SEL 25 WLAN_HOST_WAKE WLAN_RESET_L

GND1 GND2 GND3 GND4 GND5 GND6 GND7 GND8 GND9 GND10

C16 10pF



1 of 1

Wednesday, July 10, 2013