



what's the Micro Controller Intel Pacing

This the shape of the MC is Considered as  PIC


IC "Integrated Circuit" I Can Control with it

what's the intel Pacing

Connecting external devices with the MC & those devices May be ate input action or output action switch



writing Code operation



**hole** the compiler that is responsible for

= generating Hex File on the Host is called native Compiler & the compiler that takes the Hex File from the Host "PC" to the Target "MC" it's called the cross compiler "INV Q"

**hole**

= we need a programmer to Flash the hex File on the Micro Controller "Debugger"


## \* Microcontroller Internal block

The first section of MC is the **Memory section**. This section has all the memories that are could be existed at the MC. For ex:-


- RAM**: To save the Variables
- Flash**: To save the Code Inside it.

**EEPROM**: To save Specific Read. Inside it even if the Power is off.

**SFR**: "Special Function Register". It allows the CPU to interact with the Peripherals by setting up their operating modes or transferring data between the Peripheral & the Microcontroller Core. "has the setting".





## Ports section



\* This section has the Pins of the MC divided into some Ports & each Port has number of Pins is equal to other Ports.

## ADC section Analog to digital converter






Pulse width Modulation section  
I control with it with the signal on the Pin by controlling on the size of Pulse width by this I can control in speed of Motor or lighting intensity of LED.


### Communication Protocol section

This section for the different communication




Protocols to communicate with other external devices or other microcontrollers

### Processor section




- It's considered as the Processor
- To break the code & does specific function
- To reset the code to start

### Timers section



This section has timers I can use one or more of them to do specific functions each all those timers.




is responsible for generate the clock pulses.

### Oscillator section




## Micro Controller block



What's the difference between the ..

Micro Processor & Micro Controller

all of them are computing system but the techniques of the Micro Processor is higher than of the Micro Controller **for ex..**



- \* CPU = Processor
- \* General Tasks
- \* high Power
- \* high CPU speed 1GHz

- \* CPU=Micro Processor
- \* Specific Task
- \* low Power
- \* low CPU speed 16MHz

## the characteristics of ES Applications

\* Single Function ..

Execute a single Program Repeatedly

\* Tightly - Constrained .. " also " ..

low Cost - low Power - fast - small

\* Reactive & real-time ..

what is the time that the task will take it to be executed.

ex : the Airbag to work what is the time that it will take it.

\* Unit Cost ..

the cost of the system without NRE Cost

NRE Cost : the salary of the engineers

the cost of component to make the system ... ect

\* NRE Cost ..

the missing cost during the implementation of the system

\* Flexibility ..

Publish new versions of the old system & Add new features

\* Time to Prototype .. Time needed to make a version of the system or a model to see how the system works but this version is not the main system

\* Time to Market

\* Maintainability .. the ability to modify the system after it is already in the market

\* Safety & security



\* what's the CPU : Central Processing Unit

\* it is responsible for executing the code

\* it consists of 3 main elements :

- CU : Control Unit .

- ALU : Arithmetic & logic unit .

- Register bank :

- Program Counter .

- Instruction Register .

- Address Register .

- Accumulator Register .

The explaining of 3 Main elements

CU : Control Unit

This unit has two circuit are :

- Fetch Circuit

- Instruction Decoder Circuit "ID"

CU


Fetch cir.

ID cir.

Fetch circuit : Fetches or takes the Instructions from the Flash Memory to execute those Instructions

Flash


0011010
11101011
10101010
11000010



execute Instruction


Instruction Decoder Circuit : it translate the Instruction that is consider as zeros & ones into Meaning is understood to the CPU after this Instruction Passed or Fetched by the Fetch circuit in the control unit .





How the Instruction Decoder got that  
this Instruction is sum (1+2) A<sup>b</sup>  
By the Instruction set

① Operand ② Operand



Instruction set

OP Code      Instruction

0 11      Add

1 01      Sub

1 10      AND




The Meaning to the CPU to execute it

note the OP Code is a binary code


Consider as the expression ex.: Add ... ect.

After the Instruction Decoder circuit made  
the expression of the Instruction Pass this  
expression to the ALU to execute this  
expression


Flash



\* the ALU will effect the Add circuit inside it.



what's the cycle of the Instructions



what's the Register ..

is a high speed Memory storing units

8 - 16 - 32 bits .. the size of the Register

Note

= any CPU has two types of Registers ..

1- General Purpose Registers

2- Special Purpose Registers

General Purpose Registers ..


has the data to operate on it

Special Purpose Registers ..

is a location inside the CPU for special uses

those registers are

1- Program Counter Register : "PC" : has the next Address of the Instruction to be executed




## 2- Instruction Register "IR"

has the Punched Instruction & this register is found in CPU too


has the Address of the next Instruction

has the Punched Instruction



## 3- Accumulator Register "AC"

has the Result that is generated by the ALU



## 4- Processor status word "PSW"

hold the status of the last operation done by ALU


Note: the register bank has special Registers

= PC & IR & AC & PSW

& the register bank is inside the CPU.

General Purpose Registers May be stored inside if the Data to be closed to the CPU to access it quickly

GPRs let's suppose  $R_0 = 5$  &  $R_1 = 3$



Result :

$$5 + 3 = 8$$

AC

The Bus is a common electrical Pathway between Multiple devices

There are two types of Buses inside the MC

→ Buses are internal CPU to take data to & from the ALU.

→ Buses are external CPU to connect it to Memory or to I/O devices.

and Microcontroller atleast has three main types of the buses :

Address bus . has the Address of the target location


Data bus . has the Data of the target location

Control bus . has the signal of Data what ever is Read or write

Note

= the number of wires for the Address & Data & Control buses are NOT equalled

QIV



**note** when the size of the Data bus increases  
 = the ability to transfer the Data increases.

**note** when the size of the Address bus increases  
 = the ability to access large size of Memory increases.

### Memory Organization

You need to have a Memory inside your MC from different types Volatile & Non Volatile

→ **Volatile**: miss the data when the Power is off.

→ **Non Volatile**: doesn't miss the data when the Power is off.

Three types of storage needed for Program:

Code Memory "Flash or ROM".

Data Memory "SRAM".

Run time state of Program "Registers".

**note**

= the size of buses inside the MC is changed from a MC to another.

### Volatile Memory:

Very fast but can't hold data without power

**SRAM**

times

**DRAM**

→ Faster than DRAM "4".

→ needs more transistors  
 so it's so expensive.

→ It's made from the capacitors rather than transistors so needs to external circuit to make the refreshing all the time to the memory

## How to Read the Data sheet

PIC 18F2k20 / 4xk20, serial number  
 MP<sup>↓</sup> L, 18 Family

## note

The current of the Pin of MC Pic  
 is 25 mA. Input or output


Device	Program Memory		Data Memory	
	Flash (bytes)	single-word Instruction	SRAM (bytes)	EEPROM (bytes)
PIC18F46k20	64k	32768	3936	1024
	The size of the Flash to save the code	After the code is considered as Instruction	size of the RAM	size of the EEPROM

I/O	A/D	CCP1 ECCP PWM	MSSP	UART	Comp	Timers
36 Pins	14 Pins	1/1 CCP/ECCP	SPI I <sub>2</sub> C	yes	1	2 8/16 bit Timers

36 Pins for I/O  
 14 Pins for A/D  
 1/1 CCP & one ECCP  
 has one existed  
 has one UART Mod  
 has two Timers  
 has 4 Timers  
 one is 8 bits &  
 three are 16 bits



## the Connecting Power to the Microcontroller



## Layet based on Embedded Software Design


### Modular Programming

is a software design technique :- you organize the software of your project rather than you write all the software inside the main.c file you organize the code into files Init file & Program & main.

### The Modular Programming

how I want to make a project firstly I have to know the target drivers that will be used in the project & I will call the functions of those drivers inside the application "main.c" file.

for example I want to make a robot determines the distance & shows it on the LCD



\* all of those software are called by the application or main.c file.

any software module contains atleast these files

### \* static files

these files you can't change its content of the code inside them atleast these files are:-

static source file ex : GPIO.c "Program"

Interface header file ex : GPIO.h "Prototypes"

### \* Configuration files

these files you can set the configuration of your module inside it as you want.

### \* Getters:

you use inside it a scripting language to make the configuration files like "Python"

### \* Make files

are to make the build of the files too easy

the structure of the header file "Interface.h"

/\*

\* File : GPIO.h

\* Author : Ziad Osama

\* https://www.linkedin.com

\* Created on May 21, 2024, 10:00 PM

\*/

#ifndef GPIO\_H

#define GPIO\_H

/\*

Includes

\*/

The documentation

The File Card

here you write and #include at this position

/\* Macro Declarations \*/

here you write #define.h ex ... ect



/\* Macro Function Declaration \*/

You write the functions like Macro at this position

/\* Data Type Declaration \*/

You write here the data types like struct or enum or union

/\* Software Intel Faces Declaration APIs \*/

You write here the data types of the function that used for the driver

#endif ← The end of File Guard

The structure of source file "Program.c"

/\* The Documentation

\* File : GPIO.c

\* Author : Ziad Osama Mahmoud

\* http://www.linkedin.com

\* Created on May 21, 2024 , 10:00 PM

\* / \* Includes \*/

#include "GPIO.h" ← Call the Intel Face File

/\* Global Variables Definition \*/

static uint8 Flag = 0;

/\* Helper Functions declaration \*/

/\* APIs Definitions \*/

/\* ISR Definitions \*/

/\* Helper Functions definitions \*/

hole

It's preferred to give the helper functions "static" data type & for the global variables if you want to use it just in the same file only.

\* note at least a simple embedded Application has 4 layers:


- \* Application layer

- \* Electronic Control Unit Abstraction layer

- \* Hardware Abstraction layer

- \* Microcontroller Abstraction layer "low level"

\* Maybe I use different MC & I want this doesn't effect on other layers



\* any layer is independent because if I want to edit at any layer this doesn't effect on other layers

layout is clear for the Architecture layer

there are two schools for that School ① is 3 layers & school ② is 4 layers :

3 layers Arch

	APP L
library	HAL
	MCAL

4 layers Arch

	APPL
library	ECUAL
	HAL
	MCAL

\* Library is shared for the 3 layers.

\* MCAL : has the sub modules related to the peripherals inside MC. The MC but the MCAL is so

\* HAL : has sub module heat to the register level of connected devices in the MC & ECUAL layer is

the MC.

\* the same thing in the 3 layers but we consider the HAL & MCAL layers are inside

Put the connected devices.

**note** Application layer always call the layer that before it whatever ECUAL or HAL layer.

**note**

= Application layer can't call MCAL layer directly but it has to call the HAL layer firstly a part that calls the MCAL layer with indirect way.

## The Architecture Layer:

Application

layer

SMART DOOR

HAL

layer

DG

Motor

Bluetooth

T

Segment

MCAL

layer

GPIO

UART

Timer

library

**note**

= smart Door layer will call the HAL layer & HAL layer will call the MCAL layer but the smart Door layer can't call the MCAL layer direct #.

**note**

= library is shared for all layers.



# new Topic

# Interface

## GPIO Explanation

what's the Register :-

is a smaller & faster accessible Memory unit

the types of Registers

\* Control & status register :-

→ Program Counter Register "PC"

→ Instruction Register "IR"

→ Memory Address Register

→ Memory Buffer Register

\* User Visible register :-

→ General Purpose Register

→ Data Register

→ Address Register


→ Conditional Register Code

Note

the register may be 8 or 16 or 32 bits according to the architecture of the Micro controller.



## Registers




## GPIO "Digital Input Output"



what's the Port ..

it consists of a group of pins of the MC



**Note** In our MC PIC18F46k20 we have 5 Ports

= Port A - Port B - Port C - Port D - Port E

From your heading the layout of the data sheet

of MC you will find RA0 to RA7 for Port A &

RB0 to RB7 for Port B & RC0 to RC7 for Port C

& RD0 to RD7 for Port D Finally RE0 to RE3 for

Port E.

**Note**

= If the target Microcontroller from 8 bits family the size of most registers is 8 bits & if the MC from 16 bits family the size of most registers is 16 bits & etc till 32 & 64 bits family.



Each Port has three "3" Registers :

**TRIS** : Data direction Register

**TRIS** → 1 → Input direction

**TRIS** → 0 → Output direction

**PORT** : Reads the Data of a Pin

This Register holds the status of the Pin whatever

This Pin has high or low if Port Register

Reads : → Port → 1 → "5V" high on Pin

→ Port → 0 → "0V" Low on Pin

**LAT** : writes the Data on the Pin


is for the output action its called

"latch output".


→ LAT → 1 → the Pin has "5V" high

→ LAT → 0 → the Pin has "0V" low

Ports	Port A	Port B	Port C	Port D	Port E
Detection	TRIS A	TRIS B	TRIS C	TRIS D	TRIS E
write	LAT A	LAT B	LAT C	LAT D	LAT E
Read	PORT A	PORT B	PORT C	PORT D	PORT E



\* How to write 5V or 0V on a Pin of the MC "logic circuit".  
 Firstly you have to select the target bit of TRIS Register to work as output so you will write inside it "0" and write 0 or 1 at the same target bit but in the LAT Register to make out the action on the target Pin see the next logic circuit.  
 This circuit is for each Pin of the Microcontroller.



**Note** = Read TRIS Path This is just for reading what you wrote on TRIS while the same concept is applied on Read LAT Path.

**Note**

= the Data at node "D" flows to node "Q" after operating the clock on each latch.



**note** if the TRIs is works as Input  
the LAT latch can't pass any data  
to the Pin because the Inverter will be  
disabled "X".

what's the Read Modify write operation  
"RMW": its operation ensure that you modify  
only the specific bits in a system register that you  
want to change "Change in a specific bit  
in the Register & other bits are 0".  
the steps to use "RMW":

Register = 0x0000 0000; This is the Target Register

I want to change the bit "2" with "1"

\* Copy the Value of Register at General Purpose  
register

Temp.Register = Register;

Temp.Register |= 4; \* Make the operation

Temp.Register = 00000000

4 = 0000100 ! or

Temp.Register = 00000100

\* now the Temp.Register has the Modify  
Value of the that you will write the Modify  
Value at the Main register.

Register = Temp.Register;

Register = 0x0000 0100;

**note**

= you use RMW if you want to change  
the Values of specific bits at one time

"X" Port.C0 = 1;  
Port.C1 = 1;

Port.C = Value; "✓"

## GPTO Device Driver

How to Pick up the Registers of the Driver

```
#define Register (*((unsigned char*)(0x33)))
```

\* This is the target Register

\* This is the dereference operation a Pointer to Address to can change in the Content of the register

note

this way to Make the Matter is so easy  
 Register = ob 00110101; rather than use  
 $\ast((\text{unsigned char} \ast)(0x33)) = \text{ob } 00110101$ ; each time.

note

this way is not enough to Pick up the Register it miss something "Volatile"

```
#define Register = (*((Volatile char*)(0x33)))
```

why we did use Volatile?

the optimization of the Compiler when see this expression without Volatile thinks that expression is not important to use so it deletes this expression from your code to decrease the number of the Instructions inside the Flash Memory of the Microcontroller.

the Values that could be changed without using Volatile:

Memory-Mapped Peripherals registers



\* Global Variables modified by an interrupt service routine.

\* Global Variables accessed by multiple tasks within a multi-threaded application.

### The syntax of volatile

#### \* Volatile

`volatile uint32 Vat1;` both are the same  
`uint32 volatile Vat2;` same

#### \* Pvt Pointers

`volatile uint32 * Pth1;` both are the same  
`uint32 volatile * Pth2;` same

#### \* Volatile Pointer to non Volatile Data or Var

`uint32 * volatile Pth;`

#### \* Volatile Pointer to Volatile Variable

`uint32 volatile * volatile Pth;`

the volatile with the struct:

#define IO volatile : May be not used

Typedef struct {

- IO uint8 CSR; → has volatile

- IO uint8 CCR; → has volatile

    uint8 AD; → doesn't have volatile

- IO uint8 CDR; → has volatile

### 3 ADC Command Typedef:

here I can control in giving the volatile to the elements as I want

Typedef volatile struct {

    uint8 RC0;

    uint8 RC1;

        here all elements  
        have volatile

3 Port\_C;



## Creating Software Intel Faces For HW

We consider for the design software to be independent of the architecture & platform so we can use the same software to other platforms or other MCUs.

Intel Face Methods for the HW "Access Registers"

Register Definition Files : May be from the company.

Macro Functions : Macro Functions to Intel Face.

Specialized C-Functions : the APIs to Intel Face.

Note

= the name of the function is not changed with the changing of the platform.

Register Definition Files → "PIC18F4620"

it provides : "Platform Dependency" F80h

Address list for peripherals register. PORTA

Access Methods.

Defines for Bit Fields & Bit Mask.

Macro Functions to access the Registers

You can make it as a configuration to be independent of the any platform ex

```
#define Platform PIC18F
```

```
#if Platform == PIC18F
```

```
#define HwReg(x) (*((Volatile uint8*)(_x)))
```

```
#elif Platform == DIS_PIC
```

```
#define HwReg(x) (*((Volatile uint16*)(_x)))
```

```
#elif Platform == PJC32
```

```
#define HwReg(x) (*((Volatile uint32*)(_x)))
```

```
#else
```

```
#error "not supported Platform"
```

```
#endif
```

To define or pick up the Register after the Function Macros Configuration

#define PORTA CHwReg(F80h)

#whatever the target platform I am right #

PORTA = ob1111111;

### Phoetus:


Target Mc: "PIC18F46k20"

Flash size: 64 kB

RAM size: 3936 B


EPRoM size: 1024 B

The Bit Manipulation: Go to a specific bit at the register & change its values



I want to make  $Bit_3 = 0$  & other bits are the same just I change in  $Bit_3$  value.

This called operation & maybe is set or clear or toggle



The operation equations:

Set equation:

I need to set bit (4 & 5) at the Register = 0xC0F

Register = 0xC0F → 1100 1111 → Main Value

bit(4 & 5) ones = 0x30 → 0011 0000 → Mask Value

Register = Register | Mask Value

new Register & Main Value

Value Register = 1111 1111

Register |= Mask Value

## Cheat equation

I need to clear bit (4 & 5) of the Register = 0xFF

Register = 0xFF → 1111 1111 → Main Value

bit(4&5) ones = 0x30 → 0011 0000 → Mask Value

bit(4&5) zeros = ~0x30, 1100 1111 → ~Mask Value

Register = Register & (~Mask Value)

↳ New Value ↳ Main Value

Register = 1100 1111 Register & = ~Mask Value

## Toggle equation

I need to toggle bit (4 & 5) of the Register = 0x00

Register = 0x00 → 0000 0000 → Main Value

bit (4&5) ones = 0x30 → 0011 0000 → Mask Value

Register = Register ^ (Mask Value)

↳ New Value ↳ Main Value

Register = 00 11 0000 Register ^ = Mask Value

note the size of the register at our plate form  
is 8 bits - so we have 8 Property Mask Values

	7	6	5	4	3	2	1	0
#define Bit0_Mask (uint8) 0x1 ←	0	0	0	0	0	0	0	1
#define Bit1_Mask (uint8) 0x2 ←	0	0	0	0	0	0	1	0
#define Bit2_Mask (uint8) 0x4 ←	0	0	0	0	0	1	0	0
#define Bit3_Mask (uint8) 0x8 ←	0	0	0	0	1	0	0	0
#define Bit4_Mask (uint8) 0x10 ←	0	0	0	1	0	0	0	0
#define Bit5_Mask (uint8) 0x20 ←	0	0	1	0	0	0	0	0
#define Bit6_Mask (uint8) 0x40 ←	0	1	0	0	0	0	0	0
#define Bit7_Mask (uint8) 0x80 ←	1	0	0	0	0	0	0	0

note If I want to make Mask Value for bit 5

= bit 3 & bit 7 at one Mask Value you

will or all of them & use the one Mask Value with the target equation

Ex →

Mask Value = (Bit<sub>3</sub>.Mask | Bit<sub>5</sub>.Mask | Bit<sub>7</sub>.Mask)

Set :

Register 1 = Mask Value

Clear :

Register & = ~ (Mask Value)

Toggle :

Register ^ = Mask Value

Rather than use the Mask Value we will use the shift left operation :

Set equation

Register = Register 1 (1 << Bit.num)

Register 1 = (1 << Bit.num)

Clear equation

Register = Register & ~ (1 << Bit.num)

Register & = ~ (1 << Bit.num)

Toggle equation

Register = Register ^ (1 << Bit.num)

Register ^ = (1 << Bit.num)

Make those equations as Function Macro

to be easy to use the operation

#define Set\_Bit (Reg, Bit\_Pos)

(Reg 1 = (1 << Posn))

#define Clear\_Bit (Reg, Bit\_Pos)

(Reg & = ~ (1 << Bit\_Posn))

#define Toggle\_Bit (Reg, Bit\_Pos)

(Reg ^ = (1 << Bit\_Posn))

## Macho Functions Issues : "In V Q"

- no type checking.
- Bug Instruction.
- Complex / Confusing layers of Machos Calling Machos.
- Code size & Duplication.

### What's the encapsulation?

is considered as a group of variables data & some operation are inside a frame it's called function.

Using "inline" key words with Function.

I say to the compiler don't generate the assembly code for this function just put the operation at the calling function place. "In V Q"

→ `inline unsigned int helath_3 (void) {  
 helath (3);}`

3 This is inline function #

#### note

= May be "inline" key word is not supported in other compilers.

What's the difference between the function like Machos & the inline function? "In V Q"

All of them is code size Duplication but inline function has type checking & functions like Machos doesn't have the type checking.

#### note

= its preferred to the code of the inline function be small size.

What's the Variadic Function? "In V Q"

is a function with unlimited arguments

`Void Printf (char * name, ...);`



## GPIO Implementation Tools

To make the layout of the register you have to make an union which has a struct for the bits of the register & other variable from uint8 type as the register overall.

### note

= Union will support to you use the struct of the variable and the target use only will be allocated at the memory

### The implementation

#### TypeDef union {

struct { → this struct is  
 unsigned TRISCo : 1 ; Presented to the  
 unsigned TRISGi : 1 ; Bits of TRIS  
 unsigned TRISCo : 1 ; Register from  
 unsigned TRISGi : 1 ; Bit 0 to Bit 7  
 unsigned TRISCo : 1 ;  
 unsigned TRISGi : 1 ; here I say that  
 unsigned TRISCo : 1 ; each element at  
 unsigned TRISGi : 1 ; the struct takes  
 3 ; 1 Bit size.

uint8 TRISCRegister;

3 TRISCo; ↳ this to access the register overall

### note

= the size of the union at the memory will be from uint8 size because the large element in the union is "TRIS Register" from uint8 size



#define TRISC\_Reg ((Volatile TRISC\_t \*) (0xF94))  
note

where the define Pechce? If you want to  
heate with the union as a Pointet you will  
not Make the define Pechce

ex → Pass By  
TRISC\_Reg → TRISC\_Co = 0 ; Le Pechce  
TRISC\_Reg → TRISC\_Register = 0x55 ;

note

If you want to heat with the union as  
Pass by Value you will Make the define Pechce

#define TRISC\_Reg (\*((Volatile TRISC\_t \*) (0xF94)))

TRISC\_Reg . TRISC\_Co = 0 ; Pass By

TRISC\_Reg . TRISC\_Register = 0x55 ; Value

May be I have a group of bits at specific  
register as you see from SSPM3 to SSPM0 you  
will cheate them as one element of sthuct but  
you will Mak the size for it is 4 Bits only

#### REGISTER 17-2: SSPCON1: MSSP CONTROL REGISTER 1 (SPI MODE)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WCOL	SSPOV <sup>(1)</sup>	SSPEN <sup>(2)</sup>	CKP	SSPM3 <sup>(3)</sup>	SSPM2 <sup>(3)</sup>	SSPM1 <sup>(3)</sup>	SSPM0 <sup>(3)</sup>
bit 7	bit 0						

```
typedef unsigned
    SSI_MASTER_MODE_FOSC_DIV_4,
    SSI_MASTER_MODE_FOSC_DIV_16,
    SSI_MASTER_MODE_FOSC_DIV_64,
    SSI_MASTER_MODE_FOSC_TMR2,
    SSI_SLAVE_MODE_SS_DISABLED,
    SSI_SLAVE_MODE_SS_ENABLED;
    SSI_SLAVE_MODE_SS_DISABLED

    SSI_M0_VALUES;
}

typedef union
{
    struct
    {
        unsigned SELF_SSPOV : 4;
        unsigned SELF_CKP : 1;
        unsigned SELF_SSPEN : 1;
        unsigned SELF_WCOL : 1;
        unsigned SELF_SSPPM : 4;
    } SSPCON1_REGISTER;
    uint8_t SSPCON1;
} SSPCON1_REGISTER;
```

bit 3-0      SSPM3:SSPM0: Master Synchronous Serial Port Mode Select bits<sup>(3)</sup>

- 0101 = SPI Slave mode, clock = SCK pin, SS pin control disabled, SS can be used as I/O pin
- 0100 = SPI Slave mode, clock = SCK pin, SS pin control enabled
- 0011 = SPI Master mode, clock = TMR2 output/2
- 0010 = SPI Master mode, clock = Fosc/64
- 0001 = SPI Master mode, clock = Fosc/16
- 0000 = SPI Master mode, clock = Fosc/4

Note 1: In Master mode, the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPBUF register.

2: When enabled, these pins must be properly configured as input or output.

3: Bit combinations not specifically listed here are either reserved or implemented in I<sup>2</sup>C™ mode only.

SSPCON1	0x0FC6	0b00000101
SSPMX	0x0FC6	5
CKP	0x0FC6	0
SSPEN	0x0FC6	0
SSPOV	0x0FC6	0
WCOL	0x0FC6	0

according  
to the  
Configuation  
at the  
Data sheet  
other elements  
will be 1  
Bit & the  
Registers  
overall  
Value #

note

In our Microcontroller we have some Pins & some Ports & types of the logic & types of the directions we need to present that to make all the information more readable may be make that by the #define or the enum user data type the Pin index enum

typedef enum {

GPIO\_Pin0 = 0, \* This enum is for the GPIO\_Pin1, Bit index rather than use GPIO\_Pin2, a number I don't know what GPIO\_Pin3, does mean I use just from GPIO\_Pin4, this enum to make the GPIO\_Pin5, operation is more readable GPIO\_Pin6, to the developer.

GPIO\_Pin7,

3 Pin\_Index\_t;

the logic enum

typedef enum { \* This enum is for the GPIO\_Low = 0, out put action on the pin GPIO\_High this pin will get low "0V" or 3 logic\_t; high "5V".

the direction enum

typedef enum {

GPIO\_Direction\_Output = 0, setting the GPIO\_Direction\_Input

3 direction\_t;

the Port index enum



**typedef enum {**

PORTA = 0, \* This enum is for setting  
PORTB, the target Port to set  
PORTC, a Specific Pin at the Port to  
PORTD. Make it is Input or Output  
PORTE, detection of High or Low logic

3 PORT\_Index\_t;

lets see the function what does work

Void GPIO\_Pin-Initialize (

PORT\_Index\_t PORT, → those are  
↓ user Pin\_Index\_t Pin, the  
data direction\_t direction, Parameters  
type logic\_t logic.)

{ /\* your code here \*/ }

How to use this Function

GPIO.Pin.Initialize (PORTA,

as you see you ← GPIO.Pin,

use the elements GPIO.direction\_Input,

of the enums GPIO\_High);

note

= later than Make those Parameters to  
the function can collect them in a struct  
& pass the struct object to the function

as you see

Pin\_Config\_t led1 = {

**typedef struct {**

uint8 Port : 3 ;

uint8 Pin : 3 ;

uint8 direction : 1 ;

uint8 logic : 1 ;

- Port = PORTA,
- Pin = GPIO.Pin,
- direction = GPIO\_Input,
- logic = GPIO\_High,

}, create & initialize

3 Pin\_Conf.g\_t

object of struct Conf.g  
initialized to enums

Page:.....

Date:.....

### note

= we divided the elements of the struct Pin Config.t to Bits this to less the size of the struct inside the Memory let's see

#### way ①

typedef struct {

```
    uint8 Port : 3;  
    uint8 Pin : 3;  
    uint8 direction : 1;  
    uint8 logic : 1;
```

}; Pin\_Config.t;

This way will take  
 $3+3+1+1 = 8 \text{ Bits} = 1 \text{ byte}$   
at the Memory

#### way ②

typedef struct {

```
    uint8 Port ;  
    uint8 Pin ;  
    uint8 direction ;  
    uint8 logic ;
```

}; Pin\_Config.t;

This way will take  
 $1+1+1+1 = 4 \text{ bytes}$   
at the Memory

After you created the struct Pin\_Config.t & an object of it Led1 & Make the initialization how I want to Make the GPIO\_Initialization\_Pin Function & give it the Led1 object as a Pass Parameter Maybe I Make this by Two ways

#### way ① : "Pass By Value"

```
void GPIO_Initialize_Pin(Pin_Config.t obj);
```

```
GPIO_Initialize_Pin(Led1);
```

#### way ② : "Pass By Reference"

```
void GPIO_Initialize_Pin(Pin_Config.t * obj);
```

```
GPIO_Initialize_Pin(&Led1);
```

### note

= To Make your Configurations are Safe to don't allow to change the Values use "const"



```
Void GPIO_initialize.Pin (const PinConfig_t *obj);
  ↳ GPIO_initialize.Pin (&led1);
```

## The APIs For the GPIO Driver :

### 1- GPIO Pin direction initialize ..

```
/* _____ GPIO_PIN_DIRECTION_INITIALIZE Function
std_ReturnType GPIO_PIN_DIRECTION_INITIALIZE
(
    const Pin_Config_t * PIN_TARGET_CONFIG
);
```

→ this Function takes the Address of the created object of Pin\_Config\_t struct.

→ it initializes the direction of the specific Pin.

### 2- GPIO Get Pin direction status

```
/* _____ GPIO_PIN_GET_DIRECTION_STATUS Function
std_ReturnType GPIO_PIN_GET_DIRECTION_STATUS
(
    const Pin_Config_t * PIN_TARGET_CONFIG ,
    Direction_t * DIRECTION_STATUS
);
```

→ this Function is to read the direction of the specific Pin you will read the direction by a Pointer from Direction\_t Data type because the Function return data from std\_ReturnType data type.

Q why the data type of Pointer Direction\_Status from Direction\_t not uint8 ?

because I need to read direction of the Pin not a complete Port .



### 3- GPIO Write logic on Pin:

```
/* _____ GPIO_PIN_WRITE_LOGIC Function _____ */

std_ReturnType GPIO_PIN_WRITE_LOGIC
(
    const Pin_Config_t * PIN_TARGET_CONFIG,
    Logic_t LOGIC_PIN
);
```

→ This Function to get out high "5V" or low "0V" on a target Pin according to the Pin element of Pin\_Config\_t struct.

→ takes the Configuration of the Pin.

→ takes low or HIGH according to logic\_t enum.

### 4- GPIO Read logic From the Pin:

```
/* _____ GPIO_PIN_READ_LOGIC Function _____ */

std_ReturnType GPIO_PIN_READ_LOGIC
(
    const Pin_Config_t * PIN_TARGET_CONFIG,
    Logic_t * LOGIC_PIN
);
```

→ This Function reads the logic whatever is high or low from the Pin you will read the logic By a pointer because this Function return another data from std.ReturnType Data type.

### 5- GPIO Toggle the logic at the Pin:

```
/* _____ GPIO_PIN_TOGGLE_LOGIC Function _____ */

std_ReturnType GPIO_PIN_TOGGLE_LOGIC
(
    const Pin_Config_t * PIN_TARGET_CONFIG
);
```

Makes the high is low and low is high.

## 6- GPIO Initialize the direction of Port

```
/* _____ GPIO_PORT_DIRECTION_INITIALIZE Function
   std_ReturnType GPIO_PORT_DIRECTION_INITIALIZE
   (
      PORT_Index_t PORT_TARGET,
      uint8 DIRECTION
   );
```

→ This Function sets the direction of the Port overall rather than set the directions of the Pins individual

→ Takes the Target Port from Port\_Index\_t enum & the Value from 8 bits are Presented to Zeros & ones.

## 7- GPIO Get the direction of the Port

```
/* _____ GPIO_PORT_GET_DIRECTION_STATUS Function
   std_ReturnType GPIO_PORT_GET_DIRECTION_STATUS
   (
      PORT_Index_t PORT_TARGET ,
      uint8 * DIRECTION_STATUS
   );
```

→ This Function just Gets the direction of the Port you will Make this by a Point because this Function Returns Data from std.ReturnType Data Types.

## 8- GPIO write logic on a Port

```
/* _____ GPIO_PORT_WRITE_LOGIC Function
   std_ReturnType GPIO_PORT_WRITE_LOGIC
   (
      PORT_Index_t PORT_TARGET,
      uint8 LOGIC_PORT
   );
```

This Function is for writing logic on a Port overall



## 9. GPIO Read the logic from the Port

```
/* _____ GPIO_PORT_READ_LOGIC Function
std_ReturnType GPIO_PORT_READ_LOGIC
(
    PORT_Index_t PORT_TARGET,
    uint8 * LOGIC_PORT
);
```

→ This function to Read the logic at the Port overall but with a Pointer too because this function returns data from std.ReturnType Data TYPE.

## 10. GPIO Toggle logic Port

```
/* _____ GPIO_PORT_TOGGLE_LOGIC Function
std_ReturnType GPIO_PORT_TOGGLE_LOGIC
(
    PORT_Index_t PORT_TARGET
);
```

→ this Function to toggle the logic at the Port overall at one time.

### Led interfacing

note

= You have to read & know the electrical characteristics of the Micro Controller like Temperature - Max Voltage - Current - Power.

note

= Max Current enters into a Pin is 25 mA & the out Put Max Current from the Pin is 25 mA.

note

= Max Current for the all Ports in MC is 200 mA out Put & InPut.



note

Max Current out of Vss Pin = 300 mA.



Max Current into Vdd Pin = 250 mA.

### Connecting LED with MC

There are two types for the connection:

Source

Sink



the Law to calculate  
the used resistor  
with a LED

$$R = \frac{(V_s - V_{led})}{I_{led}}$$

where: $R$  → the resistance value. $V_s$  → the Voltage of the Microcontroller. $V_{led}$  → the Voltage of LED. $I_{led}$  → the Current of LED.note

From the Data sheet of the LED

$V_{led} = 2.2V$  &  $I_{led} = 10mA$  & the Voltage of Microcontroller May be is 3.3V or 5V so  $V_s = 3.3V$  or  $V_s = 5V$  So we have to options to calculate the value of the resistance

when

$V_s = 3.3V$

$V_s = 5V$

$$R = \frac{(3.3 - 2.2)}{10 \times 10^{-3}} = 110 \Omega$$

$$R = \frac{(5 - 2.2)}{10 \times 10^{-3}} = 280 \Omega$$

### How to Connect a group of LED at one Pin

to control the loads with high current like..


"Motor, Relays, More than one LED"




The current of Mc "Pin" will not support that (25 mA) Transistors used as control switches for that.

Types of used Transistors "Depends on load"

BJT



FET




- Control the current from base "IB".
- switching speed ~ 200 MHz.
- More affected by heat.
- used with low current loads.

- Controlled through the voltage at Gate "VG".
- switching speed ~ 10 times faster than BJT.
- switching speed =  $200 \times 10 \text{ MHz}$
- less affected by heat
- used with high current loads.


How to Make the Transistor work as a switch

If Must the Voltage between the base & emitter is higher than 0.7 V  $\rightarrow V_{BE} > 0.7 \text{ V}$



\* When  $V_{BE} < 0.6 \text{ V}$  → this means off states.

\* When  $V_{BE} > 0.6 \text{ V}$  → this means on states.



When  $A_o = 5\text{V}$  high the "T" will work as short circuit the LEDs will be lighted  short circuit

when  $A_o = 0V$  low the "T" will work as open circuit  
the Leds will be turned off




open circuit  
no connection


switches & Push buttons inter facing

not Pressed

Pressed



there's no current!  
Pass





there's a current!  
Pass

note

there's a bouncing occurs when you press on the Push button.

 This is the bouncing when you press on a Push button is connected on a Mc the Mc reads zeros & ones by just one pressing with the Push button



(5V)

(0V)


→ there's a bouncing

one


Pressing

How to connect the Push button with the Mc

let's see some states




when you press on Push button  $A_o$  reads (5V) → 1 logic.




$A_o$  doesn't read (5V)  
→ Zeros logic. "floating state"

\* hole floating state is unlimited voltage at the Pin I don't know is 1 logic or 0 logic so what's the solution



By connecting ground with resistor parallel with the Push button at this case


the current will pass through the Push button to Ao so Ao reads "5v"  $\rightarrow$  1 logic if the Push button not pressed




here the Push button is not pressed & its Pin Ao is not at the floating state because it's connected with Ground so it reads "0v"  $\rightarrow$  0 logic

Pull up

Pull down



Because the resistor is connected with "5v" here



Because the resistor is connected with "G" here

$\rightarrow$  Push button Pressed

$\rightarrow$  Push button Pressed

Ao = 0 logic.

Ao = 1 logic.

$\rightarrow$  Push button not Pressed

$\rightarrow$  Push button not Pressed

Ao = 1 logic.

Ao = 0 logic.

the solution of the bouncing

$\rightarrow$  Hardware Solution.


"InvQ"

$\rightarrow$  Software Solution.




## The Hardware Solution

\* Using the "RC" circuit



## The Software Solution

The bouncing occurs during 100 msec



We will slot the Period of the bouncing into 20 slots. This means I have Max Counter = 20 so I will increase the Counter each 5msec. If the Counter = 20 this means the bouncing is finished & had 1 logic after that from the second Period of time at the third Period the Pin reads 0 logic.

First Period	Second Period	Third Period
--------------	---------------	--------------

Counter = 20	Counter = 20	Counter = 0
--------------	--------------	-------------

Note

= You can use the delay but it is not recommended because you stop the process.

## Push Button Intel Pin header file

Button_Pressed	Button_Released
----------------	-----------------

Active_High	Active_Low
-------------	------------

Button_state	Button_Active
--------------	---------------

3	3
---	---

check the state	check if Pullup or Pulldown resistor
-----------------	--------------------------------------

5	6
---	---



## 1) PedeF struct &

Collection

Pin Config. t Button\_Pin : elements of  
Button\_state Button\_Status ; the Push  
Button\_Active Button\_Connection ; button

## 2) Button :

The Interface Function are

std::return\_type Button::Initialize() ①

Const Button \* bth

) ;

std::return\_type Button::ReadState() ②

Const Button \* bth ,

Button\_Status \* bth\_Status

) ;

The Solution of the bouncing debouncing

Return std::type Ret = E\_NOT.OK ;

uint8 btn\_Status - Released

uint8 bth\_Valid, bth\_Valid\_Status,

while (1) {

    Ret = button\_Read\_Status (&bth, &btn\_Status);

    IF (bth\_Status == Pressed) {

        bth\_Valid++; → threshold Value

        IF (bth\_Valid > 500) {

            bth\_Valid\_Status = Pressed;

        } here you will use the

        } bth\_Valid\_Status for the

    else { checking.

        bth\_Valid = 0;


        bth\_Valid\_Status = Released;

    }


3




## Relay : electro-magnetic Relay



hole when there is a current pass from A<sub>a</sub> to A<sub>i</sub>, there is an electro-magnetic field happens at the Relay coil & this action pulls the Common tension to the "No" normally opened




the Problem of inlet facing the heats with Mc  
the coil of the Relay is the load because  
one of its terminals will be connected with  
the MC.



the Pin of MC supports "5V" & this voltage  
doesn't work the coil of the relay because  
it requires Voltage is higher more than 5V.

what's the solution?

use a Transistor to work as a switch & support  
the relay with high voltage



when A<sub>a</sub> = 1 the  
Transistor works as  
S.C so the coil  
will work

**note**


when  $A_o = 0$  the Transistor will be cut off because the back emf from the coil at the relay.

**what's the solution?**

\* we will connect a Diode with a Coil of the relay has the same Voltage of the relay.

\* the connection of the diode will be as reversal way.


**look at the layout**



\* when  $A_o = 0$  the Transistor will work as O.C & the Diode will pull the backemf from the Coil for a time till be stopped rather than the back emf burns the Microcontroller.

**note**

we need to protect the MC more by making it more isolated of the Power Circuit so we will use the Opto Cables.



\* when  $A_o = 1$  the led of the the optocoupler will be light & the Transistor will work as S.C.

## Relay Intel Pice header file

```
#define Relay_on_Status 0x01
#define Relay_off_Status 0x00
typedef struct {
    uint8 relay_Port : 4;
    uint8 relay_Pin : 3;
    uint8 relay_Status : 1;
}
```

3 Relay\_t; → to create objects in main file

### The APIs

std::RelayTypes Relay\_Initialize

```
const Relay_t * relay
```

```
);
```

std::RelayTypes Relay\_Port\_on

```
const Relay_t * relay
```

```
);
```

std::RelayTypes Relay\_Port\_of\_PPC

```
const Relay_t * relay
```


```
);
```

### The DC Motor "Dient Current Motor"

is used for Producing Continuous Movement & whose speed rotation can easily be controlled

the Fixed Part → ~~to tooth~~


the Moving Part → ~~stator~~




How to Control in the direction of DC Motor

By using the H-Bridge circuit

↑ Source      Open Case




There's no current pass through any gate because all of them is open circuit.



### Forward Case

G<sub>1</sub> & G<sub>4</sub> are closed so the current will pass from the source to G<sub>1</sub> after that will pass through the Motor then G<sub>4</sub> & this is considered as short circuit & the Motor will rotate forward.



### Backward Case

G<sub>3</sub> & G<sub>4</sub> are closed so the current will pass from the source to G<sub>3</sub> after that will pass through the Motor then G<sub>4</sub> & this is considered as short circuit & the Motor will rotate backward.




**Note**

= the best case to stop the Motor is the Braking Case.

Close the gates that are closed to the ground & open the gates that are closed to the Power source & there's no current will pass through the Motor

**Note**

= to control we will use the Transistor to the Hall the Gates Opto Coupler to Protect the MC.



## the Motor driver

Support high voltage to the Motors & leads from the Micro Controller just "5V"

### note


To make the H-bridge circuit with the DC Motor you have to get 2 Pins for the control & 1 Pin for the enable & disable the H-bridge.

## How to Connect the Motor driver with DC Motor

### - DC Motor Drivers (L298 Dual Motor Driver Module 2A) Connections

- **IN3 & IN4**
  - ✓ Pins are used to control spinning direction of Motor B.
  - ✓ When one of them is HIGH and other is LOW, the Motor B will spin.
  - ✓ If both the inputs are either HIGH or LOW the Motor B will stop.
- **ENB**
  - ✓ Pins are used to control speed of Motor B.
  - ✓ Pulling this pin HIGH (Keeping the jumper in place) will make the Motor B spin, pulling it LOW will make the motor stop.
  - ✓ Removing the jumper and connecting this pin to PWM input will let us control the speed of Motor B.
- **OUT1 & OUT2**
  - ✓ Pins are connected to Motor A.
- **OUT3 & OUT4**
  - ✓ Pins are connected to Motor B.

*the best case to  
stop the Motor*



Page:.....

Date:.....

## \* the init func of the DC Motor

#define DC\_Motor\_on\_status 1

#define DC\_Motor\_off\_status 0

↳ to initialize the logic of the Pin with them.

#define DC\_Motor\_PIN1 0

#define DC\_Motor\_PIN2 1

↳ to access the Array of Pin\_Config.t struct with them.

## Hypedef struct {

Pin\_Config.t DC\_Motor\_Pin[2];

③ DC\_Motor\_t ;

## the APIs init func

std\_ReturnType DC\_Motor\_initialize()

Const DC\_Motor\_t \* dc\_motor

) ;

std\_ReturnType DC\_Motor\_MoveRight()

Const DC\_Motor\_t \* dc\_motor

) ;

std\_ReturnType DC\_Motor\_Move\_left()

Const DC\_Motor\_t \* dc\_motor

) ;

std\_ReturnType DC\_Motor\_Stop()

Const DC\_Motor\_t \* dc\_motor

) ;



## T-Segments intek facing

is a collection of group of LEDs.



It prints the numbers from 0 to 9.

## The types of 7-segment

## Cathode

## Common Cathode


The difference is at the connection way.



the tables to print the humbecks & the connection.

A	B	C	D	E	F	G	DP	MAX
1	1	1	1	1	1	0	0	MAX
Numbers					Common Cathode		Common Anode	
					(DP)GFEDCBA	HEX Code	(DP)GFEDCBA	HEX Code
0	00111111	0x3F	11000000	0xC0				
1	00000110	0x06	11111001	0xF9				
2	01011011	0x5B	10100100	0xA4				
3	01001111	0x4F	10110000	0xB0				
4	01100110	0x66	10011001	0x99				
5	01101101	0x6D	10010010	0x92				
6	01111101	0x7D	10000010	0x82				
7	00000111	0x07	11111000	0xF8				
8	01111111	0x7F	10000000	0x80				
9	01101111	0x6F	10010000	0x90				

Each led at 7 seg  
is connected with a pin & to display the hums use the table according to your connection.



Anode  
at  
Cathode

**note**

— To connect the 7 segment with the MC just takes 8 Pins for one 7 segment so if I need to use 6 7 segments in my Project so I need 48 Pins for GPIO & this number is not available in PIC18F48K20.

**what's the solution?**

Firstly you have to know the BCD

**what's the BCD** "Binary Coded Decimal" it presents the numbers from 0 to 9 at just 4 bits

BCD Table

Decimal	Binary Pattern	BCD	Binary Pattern
	8 4 2 1		
0	0 0 0 0	0	
1	0 0 0 1	1	
2	0 0 1 0	2	
3	0 0 1 1	3	
4	0 1 0 0	4	
5	0 1 0 1	5	
6	0 1 1 0	6	
7	0 1 1 1	7	
8	1 0 0 0	8	
9	1 0 0 1	9	


the

is considered  
as four Pins of  
the Microcontroller  
are connected  
with the  
decoder.  
the Pins of other  
side of the  
decoder are  
will be connected  
with 7 segments

So that is Make the function of the BCD  
is called the decoder

**note**

— the decoder to  
save the number of Pins



as you see at the data sheet of the Decoder 7447 & 7448 to the function table:

**LT & BI/RBO**: are High at all Cases

**RBI**: is high at 0 decimal only & its not important for the test values so I will make it high too.

**(A, B, C, D)**: will be connected with the Pins of the Micro controller

### Function Table

46A, 47A

Decimal or Function	Inputs					BI/RBO (Note 6)	Outputs							Note
	LT	RBI	D	C	B	A	a	b	c	d	e	f	g	
0	H	H	L	L	L	L	H	L	L	L	L	L	H	
1	H	X	L	L	L	H	H	H	L	L	H	H	H	
2	H	X	L	L	H	L	H	L	L	H	L	L	H	
3	H	X	L	L	H	H	H	L	L	L	H	H	L	
4	H	X	L	H	L	L	H	H	L	L	H	H	L	
5	H	X	L	H	L	H	H	L	H	L	L	H	L	
6	H	X	L	H	H	L	H	H	H	L	L	L	L	
7	H	X	L	H	H	H	H	L	L	L	H	H	H	
8	H	X	H	L	L	L	H	L	L	L	L	L	L	
9	H	X	H	L	L	H	H	L	L	L	H	H	L	
10	H	X	H	L	H	L	H	H	H	H	L	L	H	
11	H	X	H	L	H	H	H	H	H	L	L	H	H	
12	H	X	H	H	L	L	H	H	L	H	H	H	L	
13	H	X	H	H	L	H	H	L	H	H	L	H	L	
14	H	X	H	H	H	L	H	H	H	H	L	L	L	
15	H	X	H	H	H	H	H	H	H	H	H	H	H	
BI	X	X	X	X	X	X	L	H	H	H	H	H	H	(Note 8)
RBI	H	L	L	L	L	L	L	H	H	H	H	H	H	(Note 9)
LT	L	X	X	X	X	X	H	L	L	L	L	L	L	(Note 10)

H = High level, L = Low level, X = Don't Care

Note 6: BI/RBO is a wire-AND logic serving as blanking input (BI) and/or ripple-blanking output (RBO).


Note 7: The blanking input (BI) must be open or held at a high logic level when output functions 0 through 15 are desired. The ripple-blanking input (RBI) must be open or high if blanking of a decimal zero is not desired.

Note 8: When a low logic level is applied directly to the blanking input (BI), all segment outputs are high regardless of the level of any other input.


Note 9: When ripple-blanking input (RBI) and inputs A, B, C, and D are at a low level with the lamp test input high, all segment outputs go H and the ripple-blanking output (RBO) goes to a low level (response condition).

Note 10: When the blanking input/ripple-blanking output (BI/RBO) is open or held high and a low is applied to the lamp-test input, all segment outputs are L.

according to  
this table



you will connect  
the Pins of the  
decoder




**note**

= 7448 is Pot 7seg Common Cathode .

7447 is Pot 7seg Common Anode .


### the Multiplexing Seven Segment

You will use some seven segments. what ever its hundred but you will control with it with just two ports in the MC controller port to lights the LEDs of seven segment & also the to disable & enable the target seven segment & this process will depend on the persistence of vision.



**note**

= You will connect the common of each seven segment with the pins of the MC to control the enable & disable. as you see in this Project:



**the interface file of seven segments**

```
#define seg_Pin0
```

o These Macros to

```
#define seg_Pin1
```

1 Define the four

```
#define seg_Pin2
```

2 Pins for the 7seg

```
#define seg_Pin3
```

3 Connected with the

typedef enum {

decoder

Common-Anode,

Common-Cathode

this enum to Present the

3 7seg\_type\_t;

Type of 7seg



## \* TypeDef struct :

Pin\_Config\_t segment\_Pin [4] ;

7seg\_Type\_t segment\_Type ;

## 3 Segment\_t :

This struct to create with it an object in the Application file it has the 4 Pins of the Decoder with the seven segment & the type of the used seven segment.

the APIs of 7seg Module,

std::ReturnTYPE 7seg\_initialize (

const segment\_t \* seg

); Function to initialization

std::ReturnTYPE 7seg\_write\_number (

const segment\_t \* seg ,

uint8 number

); Function to write a number on 7seg

### Note

= There's a way to show the number of two digits on two seven segment as you see the next explaining

uint8 number = 23 ;

((uint8)(number / 10)) = 2 → 0010

((uint8)(number % 10)) = 3 → 0011

These equation when

they will be passed

will present its numbers

by hex so what ever you

write any number will be on 7seg.

connected at  
the decoder




## keyPad intel Facing

## Matrix key Pad

May be is  $4 \times 4$  4 rows x 4 Columns  
 & is Considered as a Collection of Push buttons  
 are Connected by specific way.

### The design of the Matrix key Pad $4 \times 4$



**Note** = the busses of Rows & Columns will be connected with the Micro Controller.

\* Make the Rows work as output.

\* Make the Columns work as Input.

\* you will active the Row & check the Column & see which button is Pressed

**Note**

= key Pad is Considered as

Active a Row & check the Columns.

### The intel Face file of the key Pad

```
#define kPD_Rows 4
```

```
#define kPD_Columns 4
```

↳ To set the number of Pins for the Rows & the Columns.

HPad.h struct {

```
Pin_Config_t kPD_Row_Pins [kPD_Rows];
```

```
Pin_Config_t kPD_Column_Pins [kPD_Columns];
```

3 keyPad.t → to create the object

\* The APIs Functions for Key Pad

Std::ReturnTYPe kPD::Initialize()

    Const keyPad\_t \* kPD

);

Std::ReturnTYPe kPD::Get\_Value()

    Const keyPad\_t \* kPD,

    uint8 \* value

);

### Note:

= the idea of the kPD depends on activating one row & disable others & see what's the column will gives 5V to the MC

### LCD Interfacing

\* is used to show the characters that you wrote it on the LCD or send for it


\* Most of character LCDs have "16 Pins"

\* it can display all the letters of alphabet

\* it can display the custom characters

### The Pins of the LCD

\* there are pins for the Power & Ground & pins for the Control & pins to receive the Data on the LCD




6. Interface pin description

Pin no.	Symbol	External connection	Function
1	Vss		Signal ground for LCM
2	Vdd	Power supply	Power supply for logic for LCM
3	V <sub>1</sub>		Contrast adjust
4	R <sub>S</sub>	MPU	Register select signal
5	R/W	MPU	Read/write select signal
6	E	MPU	Operation (data read/write) enable signal
7-10	D <sub>0</sub> -D <sub>3</sub>	MPU	Four low order bi-directional three-state data bus lines. Used for data transfer between the MPU and the LCM. These four are not used during 4-bit operation.
11-14	D <sub>4</sub> -D <sub>7</sub>	MPU	Four high order bi-directional three-state data bus lines. Used for data transfer between the MPU
15	LED+	LED BKL power	Power supply for BKL
16	LED-	LED power	Power supply for BKL

**PIC18F4620 GPIO (Character LCD Interfacing)**

16x2 Character LCD Interfacing with PIC Microcontroller In 8-bit Mode → Pins


FUNCTIONS	PIN NUMBER	NAME	LOGIC STATE	DESCRIPTION
Ground	1	Vss	0V	
Power supply	2	VDD	+5V	
Contrast	3	VDD	0 - VDD	
	4	R/S	0/1	D4 - D7 Are Interpreted as commands D0 - D3 Are Interpreted as data
Control of operating	5	R/W	0/1	Write data [from controller to LCD] Read data [from LCD to controller]
	6	E	0/1 From 3 to 0	Data Operation (Read - Write) Enable signal
Data / commands	7	D0	0/1	Bit 0 Lsb
	8	D1	0/1	Bit 1
	9	D2	0/1	Bit 2
	10	D3	0/1	Bit 3
	11	D4	0/1	Bit 4
	12	D5	0/1	Bit 5
	13	D6	0/1	Bit 6
	14	D7	0/1	Bit 7 Msb



V<sub>SS</sub> : is connected with the ground

V<sub>DD</sub> : is with the Power "5V"

V<sub>O</sub> : is connected with a Potentiometer  
to control in the lighting of the LCD



A      C  
Pin 15 & 16 : to control in the brightness  
of the LCD controlled by the PWM

note

= If you don't want to control in  
the brightness you will connect  
Anode with "5V"  
Cathode with Ground


note

= If you want to control in the  
brightness



## Pin 4 : Register Select "Rs"

The Pins from D<sub>0</sub> to D<sub>7</sub> are used to send Data or send Command the Data will be stored at Data Register & the Command will be stored at Instruction Register & those registers are existed at the MC of LCD the thing that limits what is coming through Data Pins goes to the Data Register at Instruction Register is "Rs"



Rs Pin will be connected with MC if the output of it

0 → This means Command the Data will be at the Instruction Register

1 → This means Data Display the Data will be at the Data register according to the Data sheet of the LCD

Note

HD44780 this the Microcontroller of the LCD :- has 3 types of the memory

DDRAM :- Display Data RAM

Special


CGRAM :- Character Generator RAM Character

CGROM :- Character Generator ROM

**R/w Pin**: is for if you want to Read or write Data & its Value stated at the status Register. R/w = 0 white R/w = 1 Read  
Follow the block diagram of the Micro Controller of the LCD

Content:  
1) Command  
2) Address [DDRAM or CGRAM]

\* the instruction Decodes Processes the Instruction Code written into the Instruction Register  
`#define CGRAM 0x40`  
`#define DDRAM 0x80`



note The Address Ctr : it has the Address of DDRAM & CGRAM if you want to access these Memories according to the Command that is stated at the Instruction Register

note From the Data sheet of the LCD  
 = The start Address of CGRAM 0x40  
 The start Address of DDRAM 0x80

note = the Address Counter will be incremented when you write specific data in the DDRAM & CGRAM Memory.

8

the Address Counter will be decremented when you Read specific data from the DDRAM & CGRAM Memory

Follow the next table to know the role of Rs Pin with R/w Pin

Rs

R/w

Operation

O  
↳ IRO  
↳ w

→ Instruction register writes as internal operation (display - clear - ect).

O  
↳ IRI  
↳ R

→ Read bus flag DB7 &amp; Address Counter (DB0 to DB6)

I  
↳ DRO  
↳ w

→ Data register writes as internal operation to the DDRAM &amp; GCRAM.

I  
↳ DRI  
↳ R

→ Data register Reads as internal operation from the ODRAM &amp; GCRAM.

E Pin : Enable signal

is Falling Edge : high to low Pulse or its responsible for transferring the Data to the Instruction register or the Data register.


the Memories at the MC of LCD

DDRAM


→ the size is  $80 \times 8$  bits this means can store 80 character . 80 bytes

→ the Data that will be shown at the LCD will be stored in the DDRAM .

DDRAM




LCD



**DDRAM [Display Data] RAM → LCD DDRAM Addressing**

- ✓ The HD44780 type controller chip is used with a wide variety of Liquid Crystal Displays.
- ✓ These LCDs come in many configurations each with between 8 and 80 viewable characters arranged in 1, 2, or 4 rows.
- ✓ The problem is that **there is no way to inform the controller of the configuration of the display that it is driving**.
- ✓ The controller operates exactly the same way for all displays and it is up to the programmer of the device that is controlling the LCD controller (usually a host microcontroller) to deal with this situation.
- ✓ When the controller is used with a 40 x 2 display (forty characters on each of two rows) the operation is quite straightforward and that operation will be explained first.



Display  
data RAM  
(DDRAM)  
80 × 8 bits

\* For example 40×2 LCD where 2 is the number of rows & 40 is the number of Columns.

\* the first Address of the first row is 0x00

& the end Address of the first row is 0x27.

\* the first Address of the second row is 0x40

& the end Address of the second row is 0x67.

\* There's a gap between the first row & the second row 0x27 ... 0x40.

\* the Data that are stored in DDRAM will be shown on the LCD according to the specific location Address in the DDRAM will be shown at the same Address at the LCD.

**Note**

= you can use another LCD like 4×20 LCD where 4 : number of rows & 20 number of columns the size of DDRAM is fixed 80×8 bits but the difference will be of the start & end Address of rows as you see

**Note**

= the lines Address

DDRAM	0x00	0x06	0x13
	⋮	⋮	⋮
	0x67	0x40	0x53
		0x14	0x27
		0x54	0x67

LCD 4×20

of DDRAM is 2

so you will share with one LCD by 2 rows

Page:.....

Date:.....

**2 \* 40 LCD**

Left Side


0x00	0x13	0x14	0x27
0x40	0x53	0x54	0x67

Right Side

**4 \* 90 LCD**

0x00	0x13
0x40	0x53
0x14	0x27
0x54	0x67

as you see the left side as it was & the right side will be under the left side & this the dividing 4\*90 LCD



Display data RAM (DDRAM)  
80 x 8 bits

This is the DDRAM memory in the MC of the LCD is fixed with its Addresses.  
how I will work on 2\*20 LCD

2 rows & 20 Column

0x00	0x13
0x40	0x53


→ This the 2\*20 LCD

the same thing for the 2\*16 LCD

0x00	0x0F
0x40	0x4F

**Note**

= you have options to set the one side of the LCD to work as 5\*8 or 5\*11 you control with that by the Data sheet.



this "I" character will be presented as an Array like that  
Const char Characte[7] = {

7, 4, 15, 0, 4, 4, 4, 0 };



## CGRM

has the standard Pattern of the English character so it understands the ASCII Code of character that is existed in English language you don't need to create for the English character a new Pattern or an Alt key for it.

### How the CGROM works

#### Note

The ASCII code of any character is considered as its Address of the CGROM Memory.

\* The Design of the

CGRM Memory is dividing the Address into low Address & high Address.

Ex. ASCII code of 'D'

is 44 → high 4 low 4

This is the 0100 0100

high Address

this is

the low Address

	0001	0010	0011	0100
0	0000			
1	0001			
2	0010			
3	0011			
4	0100			
5				D

CGRM Memory

it will access the low Address & the high Address & sees what is Pattern between these Addresses.

#### Note

The CGRAM doesn't understand the number but gets the ASCII code of the number & the ASCII code will be gotten by the Address.



Page:.....

Date:.....

ASCII	hex	symbol
48	30	0
49	31	1
50	32	2
51	33	3

If you want to show "0" you will send 30 or 48 so you can make this API

char Convert\_hex\_to\_ASCII(char input) {  
 return input + 0x30;

3

**note** the ASCII & hex is arranged contiguously in the CGRAM

Convert\_hex\_to\_ASCII(3);

3 + 0x30 → 33 → 3 symbol

### CGRAM Memory

it used to store the custom character inside it its size 64 bytes

**note**

= you can display only 8 special or custom character in the CGRAM why?

uint8 character[7] = {  
 1B, 1B, 1B, 1B, 1B, 1B, 1B, 1B  
};

∴ 8 bytes

and the total size is 64 bytes so

$$\frac{\text{char} \times 8 \text{ bytes}}{8 \text{ bytes}} = \frac{64 \text{ bytes}}{8 \text{ bytes}}$$

∴ char = 8



## the Commands of the LCD

Instruction	Opcode								Description
	b7	b6	b5	b4	b3	b2	b1	b0	
Clear Display	0	0	0	0	0	0	0	1	Fills DDRAM with <b>0x20</b> and set DDRAM address 00h to the address counter. ↳ ASCII of space
Cursor Home	0	0	0	0	0	0	1	*	Sets DDRAM address 00h to the address counter. *:Don't care
Entry Mode Set	0	0	0	0	0	1	I/D	S	Sets the direction of address counter and specifies display shift (updating display offset register) on data read/write. I/D=1:Increment, S=1:With display shift
Display ON/OFF	0	0	0	0	1	D	C	B	Sets display, under-line cursor and block cursor on/off. D=1:Display ON, C=1:Under-line cursor ON, B=1:Block cursor ON
Move cursor and Shift display	0	0	0	1	S/C	R/L	*	*	Increment/decremet address counter and display offset register. S/C=1:Shift display, S/C=0:Move cursor, R/L=1:Right shift, R/L=0:Left shift
Function Set	0	0	1	DL	N	F	*	*	Configure operating mode. DL=1:8-bit bus, DL=0:4-bit bus N=1:2-row mode, N=0:1-row mode, F=1:11-line mode, F=0:8-line mode
Address Set (CGRAM)	0	1	Address(00h..3Fh)						Sets CGRAM address to the address counter. After this instruction, CGRAM is accessed via data register
Address Set (DDRAM)	1	Address(00h..67h)							Sets DDRAM address to the address counter. After this instruction, DDRAM is accessed via data register

**clear Display:** write space at all the Addresses of the DDRAM & will start from the 0x00 Address so the LCD will be cleared.

**cursor home:** note \* : its not important it goes to the home location of the DDRAM Row number ① & Column number ①.

**Entry Mode Set:**

**I/D:** Increment / decrement      **S:** shift  
 ↴ ①                          ↴ ②                          ↴ ③ .. shift  
**I/D**      **S**  
 0      0 → deincrement shift off  
 0      1 → deincrement shift on



I/D

S

1

0

→ Increment shift off

1

1

→ Increment shift on

hole

= the Command is for the Initialization of the LCD. Increment : means when I write the Address Counter it will be incremented. Decrement : means when I write the Address Counter it will be decremented. This for at the DDRAM Memory & Make the shift is enable to don't Make a overflow while on the stored Data inside the DDRAM.

Move Cursor & Shift display

the Data is shown from the right or left. But firstly you have to enable the shift at the entry Mode set Command

S/C : Shift Display / Cursor Move.

R/L : Right shift / left shift.

S/C R/L

0 0 → Cursor Move / left shift.

0 1 → Cursor Move / right shift.

1 0 → Shift Display / left shift.

1 1 → Shift Display / right shift.

Display on/off

D : Display on / display off.

C : underline Cursor on / off.

B : Block Cursor on / off.

this command just display on / off the data that are existed at the DDRAM but doesn't clear it.



## Function set Instruction


is used for the Initialization of the LCD

$DL$  :: Data length

↳ limits if we work 4 or 8 bit Mode


↳ I send the Data by 4 Pins of Data or 8 Pins of Data.

4 bit Mode



$DL = 0$

8 bit Mode



$DL = 1$

\* here when you send a character you will send it during 8 times char  $\rightarrow$  8 bits

\* takes 4 Pins but is slow for sending the data to LCD


### Note

= if you work on 4 bit Mode to send the Data you will send the high nibble first & after that you will send the lower.

IAF

high nibble

low nibble



\* N : limits the LCD is one line or two lines

F : Character Font

5\*8 Dot Matrix F = 0

5\*11 Dot Matrix F = 1

### Address Set CGRAM

If you want to access the CGRAM Memory

start Address is 00h end Address is 3Fh & you will set

b<sub>7</sub> = 0 & b<sub>6</sub> = 1 & other bits has the target

Address of the specific location inside the CGRAM Memory.

### Address Set DDRAM

b<sub>7</sub> = 1 & other bits has the target Address.

### The Initialization of LCD

\* there's two ways to make that :

→ by internal test circuit . not recommended

→ sending set of the commands .

↳ here you can make what you want in the LCD but the internal test circuit governs you by fixed initialization like that

- |                          |   |
|--------------------------|---|
| → Display clear          | → Entry Mode set  |
| → Function set           | * I/O : 1 → Increment   |
| * DL : 1 → 8 bit Mode    | * S : 0 → no shift  |
| * N : 0 → 1 line         | <u>note</u>   |
| * F : 0 → 5*8 dot        | you must follow   |
| → Display on/off Control | the electrical characteristic to operate the internal test circuit. |
| * D : 0 → Display off    |   |
| * C : 0 → Cursor off     |   |
| * B : 0 → Blinking off   |   |



**hole** at the Intel hal test circuit there's a flag inside HD 44780 Mc of LCD is called Busy flag "BF". If the instruction decoder execute an instruction this flag will has "1" & you can't send another instruction till the last one will be executed & the executing time is 10ms so this way not recommended.

### How to initialize LCD by Commands

#### 8 Bit - Intel Pace

Give the Power to LCD

Power on

Wait for more than 15 ms  
after  $V_{CC}$  rises to 4.5 V

#### 8-Bit Interface

wait 15ms delay

Wait for more than 40 ms  
after  $V_{CC}$  rises to 2.7 V

Send this Command

RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0  
0 0 0 0 1 1 \* \* \*

BF cannot be checked before this instruction  
Function set (Interface is 8 bits long)

wait 4.1ms delay

Wait for more than 4.1 ms

Send this Command

RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0  
0 0 0 0 1 1 \* \* \*

BF cannot be checked before this instruction  
Function set (Interface is 8 bits long)

wait 100ms delay

Wait for more than 100 us

Send this Command

RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0  
0 0 0 0 1 1 \* \* \*

BF cannot be checked before this instruction  
Function set (Interface is 8 bits long)

here 8 bit Mode

is Active

BF can be checked after the following instructions.  
When BF is not checked, the waiting time between  
instructions is longer than the execution instruction  
time. (See Table 6.)

Function set (Interface is 8 bits long. Specify the  
number of display lines and character font.)

The number of display lines and character font  
cannot be changed after this point.

Display off

Display clear

Entry mode set

extra Configurations

RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
0 0 0 0 1 1 N F * *
0 0 0 0 0 0 1 0 0 0
0 0 0 0 0 0 0 0 0 1
0 0 0 0 0 0 0 1 1 D S

Initialization ends

#### 4-Bit - Intel Pace

is the same at the 8 bit Mode but you have only with 4 bits as you see at the figure.



Page:.....

Date:.....

( Page 01 )

4-Bit Interface

Wait for more than 15 ms  
after V<sub>DD</sub> rises to 4.5V

RS R/W DB7 DB6 DB5 DB4  
0 1 0 0 1 1

Wait for more than 41 ms

RS R/W DB7 DB6 DB5 DB4  
0 1 0 0 1 1

Wait for more than 100 μs

RS R/W DB7 DB6 DB5 DB4  
0 0 0 0 1 1

RS R/W DB7 DB6 DB5 DB4

0 0 0 0 1 0

0 0 0 0 1 0

0 0 N F \* \*

0 0 0 0 0 0

0 0 1 0 0 0

0 0 0 0 0 0

0 0 0 0 0 1

0 0 0 0 0 0

0 0 0 1 0 0

Initialization ends

Wait for more than 40 ms  
after V<sub>DD</sub> rises to 2.7V

BF cannot be checked before this instruction  
Function set (Interface is 8 bits long)

BF cannot be checked before this instruction  
Function set (Interface is 8 bits long)

BF cannot be checked before this instruction  
Function set (Interface is 8 bits long)

BF can be checked after the following instructions  
When BF is not checked, the waiting time between  
instructions is longer than the execution instruction  
time. (See Table 6.)

Function set (Set interface to be 4 bits long)  
Interface is 8 bits in length

Function set (Interface is 4 bits long. Specify the  
number of display lines and character font.)  
The number of display lines and character font  
cannot be changed after this point

Display off

Display clear

Entry mode set

## the Interface File of LCD

\* Firstly you will Make #define for all the  
Command that are existed at the Data sheet  
of the LCD.

TypeDef struct {

this struct if you will

PinConfig\_t LCD\_Rs; works on 4 bit Mode

PinConfig\_t LCD\_E;

PinConfig\_t LCD\_Data[4];

3 ChatLCD\_4bits.t;



TypeDef struct {  
 Pin\_Config\_t LCD\_RS; // width 8 bit  
 Pin\_Config\_t LCD\_E; // set Mode  
 Pin\_Config\_t LCD\_Data[8];

3 charLCD8bits;

the APIs

note

= the APIs are common for the 488  
 bits Mode Intel Pace LCD.

\* std.ReturnType LCD.Initialize(

Const charLCD4to8bits\_t \* lcd

);

\* std.ReturnType LCD.send\_Command(

Const charLCD4to8bits\_t \* lcd,

uint8 Command

);

\* std.ReturnType LCD.send\_Data(

Const charLCD4to8bits\_t \* lcd,

uint8 Data

);

\* std.ReturnType LCD.send\_Data\_Position(

Const charLCD4to8bits\_t \* lcd

uint8 Row,

uint8 Column,

uint8 Data,

);

\* std.ReturnType LCD.send\_String(

Const charLCD4to8bits\_t \* lcd,

uint8 \* str

);



\* std::function<void(LCD::send\_string, Position)>

```
Const char LCD::send_string(Position)
{
    Const char LCD::40x16_bits_t * lcd,
    uint8_tow,
    uint8 Column,
    uint8 * str,
};
```

\* std::function<void(LCD::send\_custom\_char,)>

```
Const char LCD::40x16_bits_t * lcd,
uint8_tow,
uint8 Column,
Const uint8 ch[7],
uint8 Pattern
};
```

## The Interrupt Feature

Is an event generated by the hardware that requires the CPU to stop the normal program & perform some service code related to the event.

### Event Types exceptions

#### → Asynchronous event :

is hardware interrupt :: Is Raised by a hardware device maybe is:

→ internal to the MCU

→ external to the MCU

Why is called Asynchronous? because the CPU doesn't know the time of the interrupt event is generated at random times with respect to the CPU clock signal.



## → Synchronous event

is an exception . Produced by the CPU control unit while executing instructions the CPU makes interrupt according to illegal instruction was been executed so this interrupt is made

### why is called synchronous?

because the CPU when it will make the interrupt is according to the illegal instruction.

## The types of synchronous event

Faults - Traps - Aborts

## Asynchronous event "hardware interrupt"

### Internal to the MCU :

→ the USART Module received a new byte of data .

→ the Timer Module complete the required time .


→ the ADC Module finishes the ADC conversion

→ the SPI Module received / transmitted a complete byte

→ the I2C Module received / transmitted a complete byte

### External to the MCU :


the "INTx" Pins : Rising / Falling edge detection



→ the "on change" Pins :


Interrupt on every voltage

change on these pins



## the Interrupt ..

The Processor execute the code at the Main function suddenly there's a flag in a Register has ① to Interrupt the Processor will stop the Main Function & goes to the **Interrupt Service Routine** function ISR to execute its task after that the Processor will goes one more time to the Main to complete the rest of code.



### Synchronous Events types

→ **Faults** .. the saved value in the register is the Address of the instruction in your code that caused the Fault. & Fault

→ **Traps** .. the Values of the Address of the instruction in your code that caused the Fault

#### \* Fault

→ **Aborts** .. is a Fault by the hardware error by the HW Makes the Microcontroller to Make Aborts.

what's the difference between the ..

→ **Interrupt Masking "Maskability"**.


→ **Interrupt Pending**.

## \* Maskable interrupt

- this kind of the interrupt can be **Enable** or **disable**
- there's a specific bit at some Register thought you can config it if you want to enable the Interrupt or disable the Interrupt


**Ex:**

- ↳ Most of the MCU Peripherals "Timer - ADC - UART"



**Note**

= when the flag bit has ① this means the conversion process is done but the processor will not make an interrupt till you enable the bit enable



## \* non-Maskable interrupt

- this kind of the interrupt must be enabled the enable bit is not existed

**Ex:**

- ↳ the Reset of Microcontroller

**Note**


= there are enable Interrupt bits for



all the Modules inside the MicroController & there's an enable Interrupt bits for the Peripheral Modules overall & there's an enable Interrupt bit for the general Interrupts that are existed at the MicroController

**PEIE** bit : Peripheral Interrupt enable.

**GIE** bit : General Interrupt enable.




hole

= as you see at this Figure each Module has Interrupt bit enable if you want to make the Interrupt for any Module you must enable its Interrupt bit after that you must enable **PEIE** bit after that **GIE** bit to reach the Interrupt to the Processor "CPU".

what's the Interrupt Pending

is an Interrupt is happened but is not be executed because there's another Interrupt has high Priority about it.



**note****the Interrupt****is disable**

= the low Priority Interrupt its called  
the Pending Interrupt.

**the Software Interrupt**

you can trigger "Software" exceptions or Interrupts  
using the software code.

**what's ISR**

Interrupt service routine is a function the  
Processor execute it in the case of Interrupt  
by the hardware "Asynchronous"

**what's ESR**

Exception service routine is a function the  
Processor execute it in the case of Interrupt  
of "synchronous type".

**note**

= its preferable for the code of ISR /  
ESR function to be few lines.

**note**

= the first address of ISR / ESR function  
must be known. the start address its called


**Vector**

\* how you have 5 functions are stored at the Memory of ISR each function has an start Address.

### Flash

\* Each Function of ISR has start Address "Vector"

& these Addresses are allocated at specific location of the memory



The CPU has the Vector of the ISR Function it will go to the Vector Place at the Memory & execute the ISR Function according to the target Vector.

A <sub>1</sub>	void ISR <sub>1</sub> (void);
A <sub>2</sub>	void ISR <sub>2</sub> (void);
A <sub>3</sub>	void ISR <sub>3</sub> (void); execute
A <sub>4</sub>	void ISR <sub>4</sub> (void);
A <sub>5</sub>	void ISR <sub>5</sub> (void);
	Vector Table →
	Vector <sub>1</sub> → A <sub>1</sub>
	Vector <sub>2</sub> → A <sub>2</sub>
	Vector <sub>3</sub> → A <sub>3</sub>
	Vector <sub>4</sub> → A <sub>4</sub>
	Vector <sub>5</sub> → A <sub>5</sub>

what will happen when the Interrupt Case

- suspend Main Function
- save the CPU state value at the stack
- execute the Interrupt Function
- Restor the CPU state value from the stack
- resume or complete the Main Function

Those 5 Main steps of the case of the Interrupt.



## what's the difference between the Polling & Interrupt

the CPU doesn't make anything else checking on the indicators of the events are happened or not this process is done by Periodic way the CPU just checks each x of time on the flag of the Interrupt & doesn't make anything else that.

### the Advantage:

Efficient if the event are rapidly "high rate".

### The Disadvantage:

CPU takes time even when no pending request.

### Interrupt

the CPU execute the functions of Main in the case of the Interrupt will break the Main & goes to the ISR or ESR to execute its function at the case of the Interrupt.

### ISR

Main      Interrupt      Main

### Case of Interrupt

check each 1 sec




if the flag has the Interrupt task case or hot case of Polling

## what's the Interrupt Priority

is a number given to the task of ISR function Interrupt if I have some Interrupts at the MC & there are 2 Interrupts are done at the same time whose Interrupts the CPU will execute its function firstly the high priority will be executed

Priority      Interrupt ⑤      Interrupt ②      Interrupt ③



**hole**

There are some Periphets are Fixed Priority & Periphets you can set its Priority at your code at the Run time.

**the types of Priority :**


- Configured Priority.
- Runtime Priority.
- Fixed Priority. by the hardware

**lets know some Questions**

\* what will happen if the CPU was executing low Priority Interrupt & suddenly there an high Priority Interrupt has been happened?


as CPU at nested Interrupt schedule Mode

I will stop the executing of the low Priority Interrupt & go to the high Priority Interrupt to execute its Function after that I will go back one more time to the low Priority Interrupt to resume the rest of Function after that I will go to the Main Function.



as CPU at non nested Interrupt schedule Mode  
I will Complete the low Priority task till be finished after that I will go to the high Priority to execute its task.




*hah nested*

look at this figure to see the sequence of the nested Interrupt by levels

#### PIC18F4620 GPIO (Interrupt Feature) : Interrupt Nesting

##### Interrupt Handling (Configuring & Using Interrupts) → Interrupt Nesting

- ✓ t6: The Level-1 exception thread completes and issues a RETFIE.
  - The Level-0 (main()) thread's context is popped off the stack (including the saved CPU priority) and the Level-0 thread continues execution.



Note that the latency for re-entering nested interrupts is seven instruction cycles (three for exiting the prior thread + four for re-entering the next thread).

what's the Interrupt Vector table IVT  
 → is a section at the Flash Memory is like the kind of an array its elements is increased or decreased according to the type of the Micro controller & these elements are consider the Addresses of ISR Functions.

what's the Content of IVT table

1. Vector number
2. Program Address
3. Source : INT - Timer - etc
4. Interrupt definition



**note**

= the switching of ISR function depends from a completer to another each completer has a way specific to write the ISR function.

**note**

= the number of the vectors inside the Interrupt Vector table depends from microcontroller to another for ex..

ATmega32 MC supports 42 different Interrupt sources Assume address size is 2 bytes for each vector so the size of IVT =  $42 \times 2 = 84$  bytes so the IVT of ATmega32 MC will take 84 bytes from the Flash Memory.

**note**

= IVT determines the Priority level of the Interrupt.

**note**

= the lowest Address of IVT is high Priority

IVT			
Vector No	Program Address	Source	Interrupt Definition
1	0x0000	Reset	Reset
2	0x0002	INT0	External Interrupt 0
3	0x0004	INT1	External Interrupt 1

\* Reset > INT0 > INT1 Priority.



lowest

Address


highest

Address





## The Interrupt Controller

- it determines if you made enable or disable to the Interrupt of the Peripheral.
- it has some Interrupt request lines are connected with the Peripherals to receive the signal of the Interrupt.
- it converts the signal at the Interrupt request line into vector no to go to the Vector Table & get the Address of the target ISR Function.




Vector No	Program Address	Source
1	0x0000	RESET
2	0x0002	INT0
3	0x0004	INT1
4	0x0006	INT2
5	0x0008	INT3
6	0x000A	Reserved
7	0x000C	Reserved
8	0x000E	INT6
9	0x0010	Reserved
10	0x0012	PCINT0
11	0x0014	USB General
12	0x0016	USB Endpoint
13	0x0018	WDT
14	0x001A	Reserved
15	0x001C	Reserved

## Interrupt Controller



this is the Maskability checking checks which Peripheral is enable & disable.



→ The Peripherals that are enable Interrupt will go to the Priority section to the CPU can execute the high priority task & after that will execute the low priority task.


## Interrupt handling & IVT in STM32F4 MC based on ARM Processor ..

PIC18F4620 GPIO (Interrupt Feature) : General illustration

What is Interrupt Vector Table (IVT) ? → Interrupt Handling & IVT in STM32F4 (CortexM4 Processor)

NVIC : Nested Vector Interrupt Controller

□ A hardware unit responsible of the exceptions handling.



**NVIC** : it's an Interrupt Controller it's called Nested Vector Interrupt Controller.

\* it supports the nested Interrupts.

**IRQ** : are the Interrupt request lines are connected with « Peripherals - external Interrupt Controller - SysTick Timer clock » & system exceptions



\* NMI : Non Masking Interrupt If the interrupt gate must be enabled.

CSS : Clock security system : If there are some issues at the MC this clock will generate some pulses to the NVIC IC.

I/O : Are the pins of the microcontroller if there are external events & give them signal to the external interrupt controller then the NVIC IC.


System exceptions : Are the synchronous interrupts by the CPU go to the NVIC IC.

Sys Tick Timer : the clock of the MC system.


This is the Memory Map of STM32F4 MC

#### PIC18F4620 GPIO (Interrupt Feature) : General illustration

What is Interrupt Vector Table (IVT) ? → Interrupt Handling & IVT in STM32F4 (CortexM4 Processor)



we  
Interrupted  
in the  
Code  
segment  
because it  
has the  
**IVT**

**note**

= The Code segment is existed at the less Position of the Memory & the IVT will be at the less Position of the code segment

**note**

= any Processor based on Cortex M4 when you restart the Microcontroller goes to the 0x04 Address inside the IVT to execute the reset handle function

**what's the Memory aliasing ..**

The Processor goes to an specific Address at the less Position of Code segment to access its content after that will jump to this content Address of the Flash Part.

Let's see the Vector Table of Cortex M4 Microcontroller based on the ARM Processor



## Cortex-M4 Devices

### Generic User Guide

Exception number*	IRQ number*	Exception type	Priority	Vector address or offset <sup>b</sup>	Activation
1	-	Reset	-3, the highest	0x0000001	Asynchronous
2	-14	NMI	-2	0x0000009	Asynchronous
3	-13	HardFault	-1	0x000000C	-
4	-12	MemManage	Configurable <sup>c</sup>	0x0000010	Synchronous
5	-11	BusFault	Configurable <sup>c</sup>	0x0000014	Synchronous when precise, asynchronous when imprecise
6	-10	UsageFault	Configurable <sup>c</sup>	0x0000018	Synchronous
7-10	-	Reserved	-	-	-
11	-5	SVCall	Configurable <sup>c</sup>	0x000002C	Synchronous
12-13	-	Reserved	-	-	-
14	-2	PendSV	Configurable <sup>c</sup>	0x0000038	Asynchronous
15	-1	SysTick	Configurable <sup>c</sup>	0x000003C	Asynchronous
16	6	Interrupt (IRQ)	Configurable <sup>d</sup>	0x0000040 -	Asynchronous

**note**

= as software you will create the Interrupt Vector Table as a kind of an Array of Function Pointers.

**note**


= the Vector Table it will be of the startup file code & it considered as Array of Function Pointers.

How the Processor jumps to the target Address from the IVT to the this Position of the Flash Memory

→ Interrupt

request number

$$\text{Vector Address} = 64 + 4 \times \text{IRQ}$$



, because the size of the Address location is 4 bytes

**note**

stack Pointer is first element & Reset Handler Function is the second element at IVT

\* what's the role of the Reset Handler Function:

- 1- set the stack Pointer.
- 2- copy the data segment initialization from Flash to SRAM.
- 3- Init .bss.
- 4- Call the clock system initialization function.
- 5- Go to Main.

**note**

= the stack Pointer is a Register has the Address of the last data element added to the stack.

**note**

= the Reset Handler Function: "start up code"

- \* is the first piece of software to execute after a system reset
- \* is used for setting up configuration data for "C" start up code.

**Ex :-**

Address range for stack & heap Memories

\* its Address is existed at the second location of the IRT after the stack Pointer location.

**Non-Vector Interrupt System:**

this means that I don't have any Interrupt Vector Table.

**here the Question**

How the CPU will go to the ISR?

at this case I have inside the Microcontroller

TVT to Iramda



at least 3 interrupt vector.

- 1 - reset vector. ← Interrupt
- 2 - High Priority Vector. ← ↓ CPU
- 3 - low Priority Vector. ←

**note**

= at non Vector Interrupt system in the case of Interrupt the Processor will jump to one of these vectors.

**note**

= the types of ISR function in the case of the non Vector Interrupt system are two function.

- 1 - High Priority ISR.
- 2 - Low Priority ISR.

**note**

~~PIC18F90k46~~ PIC18F90k46 is non Vector Interrupt system.

How to write the ISR function High Priority & low Priority.

**High Priority ISR**

```
Void _interrupt() InterruptManager High(Void)
    /* Code */
```

?

**Low Priority ISR**


```
Void _interrupt (low_Priority) InterruptManager
    Low (Void)
    /* Code */
```

?



## Non-Vectored Interrupt System (No IVT)

- When the "Interrupt Occurs", the PC jump to a specific address "Specific Vector".



These locations inside the Flash Memory,

1. Reset Vector at **0x000** Address
2. High Priority Interrupt Vector at **0x008** Address
3. Low Priority Interrupt Vector at **0x0018** Address

**Note**

→ The start Address of high Priority ISR is written at **0x008** Address is the Address of high Priority Interrupt Vector & the Processor when access the high Priority Interrupt Vector & finds the Address of high Priority ISR Address will jump to its start Address to execute it.

→ The same thing at the low Priority ISR but its start address will written at **0x0018** Address is the Address of low Priority Interrupt Vector.

How I Can Support Multiple ISR & I have just 2 Interrupt Vector at My MC



and Interrupt at M3 Microcontroller has a flag at its register when this flag has "1" this means its ISR will be executed & when this flag has "0" this means the CPU will not execute its ISR so you write the code as you see.

```
Void _Interrupt() Interrupt Manager High (Void) {
    If (INT0_flag == 1) { → for INT0 Interrupt
        INT0_Service_Code();
    } else { *nothing* }
    If (INT1_flag == 1) { → for INT1 Interrupt
        INT1_Service_Code();
    } else { *nothing* }
}
```

Note

= the same thing for the low priority ISR

The disadvantage of non IVT is very slow & large delay because the flags checking Interrupt & execute the code service of the Interrupt task.

### the Interrupt handling


what will happen when the Interrupt occurs & till be finished.

1- as CPU during the main function executing there's an exception occurred whatever is synchronous or asynchronous event.

2- the Interrupt was detected by the Processor.



3- The Processor will execute the current instruction firstly after that will suspend the Main Program execution & jump to the ISR Interrupt Function.



4- before the Processor goes to the ISR Firstly..

\* save the state register value of the Process of the Instruction this Process it's called the Context switch.

**Note**

= The state register it's called the Program status word / register "PSW" / "PSR" & this value will be copied of the shadow Register.

\* save the Address of the next instruction that will be executed at the main function after executing the ISR this Address called Return Address, Pushing to the stack section

\* the Processor will disable the Interrupt global enable till execute the current ISR to don't allow to other Interrupt to be available to the Processor & this case at the Priority is disabled



\* if the Priority is enable . \* if the current executing Interrupt is high Priority so the Processor will disable the other high Priority Interrupt till finish the current high Priority Interrupt

\* if the current executing Interrupt is low Priority Interrupt so the Processor will disable the other low Priority interrupts till finish the current low Priority Interrupt.


5- the Program Counter is set to the vector address specific to this interrupt.

6- execute the ISR till reaching to the RETI "Return from Interrupt instruction" & go to the main.


7- restore the PSW & Return Address to complete the main

8- enable the global Interrupt after you disable it when you went the ISR

Interrupt Handling (CPU response to an interrupt)




This flow chart to show the steps of the Interrupt Handling



## another figure to show the steps


Interrupt Handling (CPU response to an interrupt)



## another figure with the Memory

PIC18F4620 Stacking Process

Return Address



what's the Interrupt latency or Interrupt Response time :


is the delay of the start Interrupt request till the start ISR execution.

Interrupt Processing time :

the delay from the start of ISR execution to the end of ISR execution.

## Interrupt terminate time

The delay from the end of ISR execution to the start Continue execution Instruction at the main function.



## the shared data

for example I have a global variable is common at two different functions.

ex →

uint8 Val;

Void Func1(Void) { Val++; }

Void Func2(Void) { Val--; }

## the shared resource ..

you have inside the Micro controller Memory or Register & there's many locations try to access this Memory or Register.

## the shared Data & Race Condition

what's the Race Condition occurs at the interrupt is a global Variable is common at the main function or normal function and the ISR function during the case of executing this Variable or Making about an operation at the main function or normal function there's an Interrupt has



occurred the processing Variable operation is not completed & the CPU will jump to the ISR function to make its task about this Variable this will make Race Condition

**Ex**

```
uint8 Vat = 100;
Void Func(Void) { Vat += 3 }
int main(Void) {
    while(1) {
        if(Vat == 900) Func(); break;
    }
}
```

3

Let's say Func() : takes 3 instructions to be executed

There's an interrupt has occurred at this instruction

- 1) read Vat
- 2) increment Vat
- 3) store Vat

The CPU will not increment Vat & store Vat and will jump to the ISR function & the value of Vat let's say = 101 not stored

ISR() { Vat -= 3 } the value will be 99 not 100 because there's the race condition

**Note**

= it's not recommended to use global variable at the ISR & normal functions

**What's the critical section**

the shared data that I make about it operation at the normal & ISR function.



## \* How to Protect the critical section

→ Make disable Interrupt before the critical section & enable Interrupt after the critical section

→ Interrupt disable();

→ Val ---; → This is the critical section

→ Interrupt enable();

note

= This way maybe make some problems at your system if you have more than one interrupt.

The solution: Make the critical section is very simple.

→ You can protect the critical section by another way by using the temp & the bit is responsible for the Interrupt enable or disable

→ Global Interrupt status = INTconbit.GIE;

→ Interrupt disable(); # the temp

→ Val ---; critical section way

→ INTconbit.GIE = Global Interrupt status

note

= the problem of the critical section will beat the projects dependent on RTOS.



**note** at PIC 18F46K20 in general interrupt sources have 3 bits to control.

### 1. Flag bit:

To indicate that an interrupt event occurred or not.

### 2. Enable bit

If you want to enable an specific interrupt write at this bit "1".

### 3. Priority bit

Select from 1, if the interrupt is low interrupt or high interrupt

**note**

The flag bit is not cleared by itself you must make that by using the software.

Flag bit → IP (Flagbit = 1)  
Interrupt → 1 → Flagbit = 0; 3

Enable the priority feature by using Data sheet of PIC 18F46K20 MC

**note** knowing the bit of a register bit (Register <1>)

↳ the name ↳ the name ↳ the number

of bit of register of bit

To enable the priority feature

'0' disable Priority

IPEN (RCOn<7>) ↳ '1' enable Priority

↓ GIEH (INTCon<7>)

↳ '0' disable high Priority


↳ '1' enable high Priority

↓ GIEL (INTCon<6>)

↳ '0' disable low Priority

↳ '1' enable low Priority

the flow chart to show the status of Priority Interrupt feature at MC  
PIC 18 F 46 K 20



note: when you make enable for an  
= Interrupt clear its flag bit.



## What's the Compatibility Mode?

The Interrupt feature is disable its Address at PIC18F46K20 is 0008h is the Address of high priority Interrupt vector.

## The Registers of Interrupt Operations

There are 10 Registers to control all the Interrupt operation.

- 1. RCON    3. INTCON2    5. PIR1    7. PIE1    9. IPR1
- 2. INTCON    4. INTCON3    6. PIR2    8. PIE2    10. IPR2

note

There are two cases for the GIE & PIE if you disable or enable the Priority feature levels

### Priority Feature disable levels

$$\text{GIE} = 1 \text{ & } \text{PEI} = 1$$

### Priority Feature enable levels

$$\text{PEI} = 1$$

$$\text{GIEH} = 1 \text{ or } 0 \text{ & } \text{GIEL} = 1 \text{ or } 0$$

## The external Interrupt INTx

at PIC18F46K20 Mc the Pins of external Interrupt are

$$\text{B}_0: \text{INT0}, \text{B}_1: \text{INT1}, \text{B}_2: \text{INT2}$$

These Pins work by the external event to do the Interrupt.

also:

$$\text{B}_4: \text{kBI0}, \text{B}_5: \text{kBI1}, \text{B}_6: \text{kBI2}, \text{B}_7: \text{kBI3}$$


These also work by external event



**note**

the Peripheral of fixed Priority,  
is it high or low ? the ans according  
to the data sheet.

FIGURE 9-1: PIC18 INTERRUPT LOGIC



Show the sequence of the Interrupt for

Ex: Timer 2

timer2\_int(); → initialize timer2 function.

timer2\_flag = 0; → clear the flag of Timer 2.

timer2\_INTERRUPT\_enable = 1; → enable Interrupt.

PEIE = 1; → close Peripheral Interrupt gate.

GIE = 1; → close General Interrupt gate.

timer2\_on = 1; → operate timer2.

note when the Interrupt occurs so the flag Interrupt of timer2 will be "1" & the CPU will jump to the ISR function to execute the task at the ISR function you must clear the Flag by the software

ex →

```
Void ISR_Func ( Void ) {
```

```
    if ( timer2_flag == 1 ) {
```

```
        /* Perform ISR timer2 task */
```

```
        timer2_flag = 0;
```

③ → clear the flag by the software

③ to get out from the Interrupt state.

note

the priority of the Interrupt is optional.

note

when the Interrupt occurs the Processor will **Clear** the GIE "Global Interrupt Enable" & when the Processor finished the execution of ISR function will **Set** the GIE to enable the Interrupt receiving to the Microcontroller.

### The Implementation of the Interrupt:

This Module will have 3 types of the implementation:

1- Mcal\_interrupt\_Manager:

has the ISR function low & high Priority

2- Mcal\_external\_Interrupt:

the Interrupt that is operated by external action to the MC like INTx or kBIx



### 3. MCAL\_INTERRUPT\_INTERRUPTS

the Interrupt that is generated by the interrupt peripheral inside the MC like ADC or UART etc.

#### Note

when you initialize the Interrupt Module you have to disable the Interrupt Module first & after that make your initializations & configurations & then enable the Interrupt Module in the end of function Interrupt init # look at the steps :-

- 1- disable the Interrupt.
- 2- clear the flag interrupt.
- 3- configure the edge if the interrupt is external.
- 4- Configure the Priority.
- 5- Configure the I/O Pin if the interrupt is external.
- 6- Configure Default interrupt Call back function.
- 7- enable the interrupt.

#### Note at the on change external Interrupt

when the pin of on change is changed from high to low or low to high the processor will make an interrupt this is the meaning of the interrupt.



hole

If you enable the Pitot IT levels you will this means ..

$TPEN = 1 \rightarrow GIEH = 1$  for high

GIEL = 1 for low

a file that enable the bit of the target  
Infiltrant ex INTO

INTO E = 1

note

If you disable the Pitot tube levels this means

$$IPEN = 0 \rightarrow$$

GIE & PEIE Must be = 1

To enable the interrupt without the Priority levels.


## EEPROM Data Memory

This memory is used to save the old value inside it even the system is power off there are two types of it


→ Intehqa : Inside the MG .

ext-etha : outside the Mc.

\*this ←  
extra-ethical  
EEPROM  
I use it  
if I don't  
have one



## extethyl



\* Here's one  
inside the  
Mitochondrion

is internal at My MCU or I need More of  
high Volatile Memories.  "I2C Protocol"



## "I<sub>2</sub>C Protocol"

## \* the internal EEPROM :

Can be accessed for reading / writing operations by the code.

**EEPROM** : electrically erasable Programmable Read only Memory.

is non volatile Memory. save the last data even the system is Power off.

The SFRs of internal EEPROM of

PTC18F46K20 Microcontroller

are used to read / write data EEPROM

### **EFC0N1 - EFC0N2 :**

Control the access to the data EEPROM

### **EEData :-**

hold the data to be written or to be retrieved

### **EEADR - EEADRH :-**

Pair used to address the data EEPROM for read & write operations.

#### **note**

= The life time "cycle endurance" is 1000 000 Read / write for the EEPROM.

#### **note**

= EEPROM allows to read "byte" or write "byte" one time.

#### **note**

= when you write data inside the EEPROM this location will be cleared & receive the new byte of data this process is called "erase - before - write".



note

the size of the EEPROM is 1k bytes  
 the start Address of the EEPROM from  
 0x00 to ..... 0x3FF

note0x3FF in binary

9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	1	1	1

you need at least 10 bits to save inside  
 it the Address of the last location of the  
 EEPROM so to access the location by  
 the Address you have 2 Registers to  
 make that each one is 8 bits the  
 Registers are ..

EEADR

1	1	1	1	1	1	1	1
---	---	---	---	---	---	---	---

EEADRH

-	-	-	-	-	-	1	1
---	---	---	---	---	---	---	---

How to write the Address inside the  
 two Registers :-

uint 16 bAdd = 0x3FF → 00000011 11111111

EEADRH = (bAdd  $\gg$  8) & 0x03

↳ 00000011 & 00000001 = 00000011

∴ EEADRH = 00000011

EEADR = bAdd & 0xFF

↳ 00000011 11111111 & 00000000 11111111

= 11111111

∴ EEADR = 11111111



\* the steps to write Data inside the EEPROM

1- state the Address location that you want to write inside it at EEADR H & EEADR registers

2- write the data inside the data register EEDATA

3- write "0" inside EEPGD bit of EECON1 register to access the EEPROM Data Memory  
If you write "1" you will access the Flash Memory

4- write "0" inside CFGS at EECON1 register to select the type of EEPROM Memory rather than the Configuration bits

5- write "1" inside WREN to enable the write operation to the EEPROM Memory

6- Disable the Global Interrupt GIE or GIEH at INTCON register.

7- Make unlocking operation to the EEPROM to write inside it by write 0X55 & 0XAA at EECON2 register unlock sequence.

8- To start the writing operation you have to set WR bit inside EECON1 register & this bit when be zero this means write cycle to EEPROM is completed. → This is done by the Processor  
the steps to Read the Data from EEPROM the same thing at the writing but there's



TOPIC


\* a bit is responsible for the reading operation it's called RD bit while inside it "1" to start the Reading operation & will be "zero" when the read cycle is completed → this made by the Processor note

the internal EEPROM needs the Interrupt to enable & disable it at its initialization function.

Q: why we disable the Global Interrupt when we write data inside the EEPROM?

To prevent the data corruption at the case of the Interrupt.


Analog to digital converter:



note

there's an external ADC IC what's the ADC

is a circuit converts a continuous voltage value "analog" to a binary value "digital" to the Processor can understand this value




Sensor

Note the raspberry Pi has no ADC circuit

**DAC**: Digital to Analog converter

### Sampling



→ we take a sample at specific time to know the value of the voltage.


→ after that we make the quantization is assigning the value of a specific time to sample

→ after that we make the encoding converts the value of the specific time into patterns group of zeros & ones 01101011

### note

= we take the sample by specific rate. & this rate is determined by the sample frequency  $f_s = \frac{1}{T_s}$ .

### sample Period



\* **note** the sample frequency must be with high rate to the conversion process be perfect.

**how to know the high sampling frequency**

→ know the Nyquist rate :- is the high frequency at your signal \* 2  
this means :-

Nyquist =  $2 \times f_{\max}$  where  $f_{\max}$  is the highest frequency of the signal

→ the high sampling frequency rate must be greater than the Nyquist rate  
frequency  $f_s > f_N$   
where  $f_N = 2 \times f_{\max}$ .

**note**

if the sample rate frequency is less than the Nyquist rate this is called **aliasing result** :-  
distortion of your signal.

### Quantizing

I take the sample & Make Port of Mapping with the Voltage levels.

**How to know the number of the Quantization level ?**

n-bit A/D Converter Module

Quantization level =  $2^n$

**Ex** →

10-bit A/D Converter

Quantization level =  $2^{10}$




**what's the role of resolution?**

→ determines the Quantization levels.

→ determines the number of bits for the output zeros & ones from ADC.

**Sohail**



**Ex**

10-bit A/D system

the Quantization levels =  $2^{10} = 1024$

**Note**

= the sample has 1024 Quantization levels.

1024 QL

→ The Value of one Quantization level

$$q = \frac{V_{\text{Max}} - V_{\text{Min}}}{q_{\text{resolution}}} = \frac{5 - 0}{2^{10}} = \frac{5}{1024} = 4.8 \times 10^{-3} \text{ V}$$

highest

Value  $\leftarrow 1023$

$$4.8 \times 10^{-3} + 4.8 \times 10^{-3}$$

Sample

**Note:** The Q level

from 0

$$\text{to } 2^N - 1$$

lowest

$$4.8 \times 10^{-3}$$

Value

**Note**

= 1024 Q levels = 5 V

$$\therefore \frac{1024}{2} = 512 \text{ Q levels} = 2.5 \text{ V} \rightarrow 4.8 \times 10^{-3} \times 512 = 2.5 \text{ V}$$

**Note**


I can't make mapping to value is less than  $4.8 \times 10^{-3}$  to value of voltage.

**note**

when the resolution increases the number of quantization levels increases & the performance of conversion will be more perfect.

### Analog To Digital Converter (ADC) – Introduction (Quantizing)

- The following figures represent conceptually how a 3-bit A/D converter converts an analog signal into bits.



the Value of Quantization levels =  $\frac{V_{Max} - V_{Min}}{2^N} = \frac{1 - (-1)}{2^3} = 0.25V$

**note**

= we take a sample each 0.5 msec  
 $\rightarrow 0.5 \times 10^{-3}$  sec

the Sampling rate "f<sub>s</sub>" =  $\frac{1}{T_s} = \frac{1}{0.5 \times 10^{-3}}$

= 2000 sample this means I take each second 2000 sample & each 0.5 sec  
I take  $\frac{2000}{2} = 1000$  sample & each 0.5 msec

I take  $1000 \times 10^{-3} = 1$  sample.


**note** I divide the analog signal into  $2^N = 2^3 = 8$  Interval according to the resolution of A/D converter if the width of one Interval is  $\frac{V_{Max} - V_{Min}}{2^N}$

$$= \frac{1 - (-1)}{2^3} = 0.25 \text{ Interval}$$

### Analog To Digital Converter (ADC) – Introduction (Quantizing)

- Each of the voltage intervals is assigned an N-bit binary number representing the integers from 0 to  $(2^N)-1 \rightarrow 3\text{-bit A/D converter}$

Digital Word for this voltage range



I assign each sample of the Interval to its value this is called the **Encoding**

**note**

= when there are two or more samples inside one Interval this makes Percentage of Error so when the number of the Interval increases the Error Percentage decreases & the number of the Intervals depends on the N-bit A/D C the resolution.

## \* ADC Types

\* SAR : Successive Approximation Register

→ Middle - Fast : Speed  $< 5 \text{ Msps}$ .

note : sps → sample per second

→ Middle resolution : 8 : 16 Bits.

\* SD : Sigma - Delta

→ low - Middle : speed "few ksp".

→ High resolution : 24 bits.

\* Flash :

→ fast speed than SAR & SD.

→ lower resolution : 12 Bits.


note

SAR ADC is more used at MCUs.

What's the difference between the Parallel & Series ADC.

Parallel :


it depends on the resolution if the ADC has 8-bits this means I need 8 output lines for the circuit & the data will get out at the same time



**Serial:** has just one line for output data.  
here the question

How I get 8 bits of Data on one line?

there's a shift register is connected with Dout line when each clock get out 1 bit from the shift register to the Dout & makes that till reaches to the last bit at the shift register.




**sclk**

**shift**

**register** 0 1 0 1 0 1 0 1 → D<sub>out</sub>

How to select the channel that makes the conversion?

there's a bit inside the ADC circuit it's called A<sub>0</sub>. Selecte channel value A<sub>1</sub> is connected with A<sub>2</sub>. Muliplexer with other channels to select the target channel from the select channel bit.



**Ex**

If the select channel bit has "2" so so channel 2 will make the conversion & other channels will be off.



**note**

the value of the quantization level it's called the **step size**.

**what's the step size :**

is the lowest value of voltage the  $V_{in}$  can interact with it to start the conversion process.

**channel****note**

the resolution is attached to the design of the ADC circuit.

## ADC Laws

→ Quantization levels =  $2^N$

→ step size =  $V_{ref} / 2^N$

where  $V_{ref}$  is the maximum input voltage used for comparing the input voltage.

→ Sampling rate  $f_s = 1/T_s$

must  $f_s > f_N$  &  $f_N = 2 * f_{MAX}$

**note**

$$V_{in} \leq V_{ref}$$



$$V_{ref}$$

\* when the  $V_{in}$  analog goes to the ADC circuit is compared with the  $V_{ref}$  & start the conversion to get out the  $V_{in}$  analog as **conversion** Binary Data output.

$$V_{ref} = V_{Max} - V_{Min}$$



Q I need to make the step size is 10 mV & the ADC circuit is 8 bits what's the value of  $V_{ref}$

$$\text{step size} = \frac{V_{ref}}{2^N} \rightarrow 10 \times 10^{-3} = \frac{V_{ref}}{2^8}$$

$$\therefore V_{ref} = 10 \times 10^{-3} \times 2^8 = 2.56 \text{ V}$$

note

$$\therefore V_{in \text{ analog}} \leq 2.56 \text{ V} \quad \#$$

Q determine the quantization levels & the step size for these ADCs where  $V_{ref} = 5 \text{ V}$

① 8 bits ADC :

$$\rightarrow SS = \frac{V_{ref}}{2^N} = \frac{5}{2^8} = 0.019 \text{ V} = 19.53 \text{ mV}$$

$$\rightarrow QL = 2^N = 2^8 = 256 \text{ levels}$$

② 10 bits ADC

$$\rightarrow SS = \frac{V_{ref}}{2^N} = \frac{5}{2^{10}} = 4.88 \text{ mV}$$

$$\rightarrow QL = 2^N = 2^{10} = 1024 \text{ levels}$$

what's the time conversion

is the time take ADC to convert the analog input to a digital number.

the Digital output data

8-bit ADC : Digital output  $D_0 : D_7$

10-bit ADC : Digital output  $D_0 : D_9$

How to calculate the digital output data

$$D_{out} = (V_{in} / \text{step size}) - 1$$

\* ex : Calculate the Dout if the Vin = 5V for 10 bit - ADC & Vref = 5V



$$D_{out} = (V_{in} / \text{step size}) - 1$$

$$\text{step size} = V_{ref} = \frac{5}{2^N} = \frac{5}{2^{10}} = 4.8828125 \times 10^{-3} \text{ V}$$

$$\therefore \text{step size} = 4.8828125 \times 10^{-3} \text{ V}$$

$$D_{out} = (5 / 4.8828125 \times 10^{-3}) - 1 = 1023$$

$$\therefore D_{out} = 1023 \text{ Digital Value}$$



### SUCCESSIVE APPROXIMATE ADC


has 4 Components

→ Successive APPROXIMATE register


→ Comparator

→ Digital to analog converter

→ Control unit



## SUCCESSIVE APPROXIMATE ADC working Principle



1- I go to successive approximate register & write at the Most bit "1" & other bits will be zeros 10000000.

2- I Pass 10000000 Value to the DAC & it will Multiple this Value by the step size to determine the  $V_{ADC} = (10000000) * \frac{\text{step size}}{\text{size}}$   
lets suppose that step size = 10mV

$$V_{ADC} = 128 * 10 * 10^{-3} = 1.28V$$

↳ where 128 → 10000000 .

3- Compare  $V_{ADC}$  with  $V_{in}$  by the Comparator.



\* if  $V_{ADC} > V_{in}$

you will clear the Most bit at the successive APProximate register & set bits at the same register

**0100000**.

if  $V_{ADC} < V_{in}$

you will keep the Most bit of the successive APProximate register by "1" & set bits at the same register

**11000000**.

4- Pass the final value at the successive APProximate register to the Digital to Analog Converter whatever this value is 0100000 or 1100000 & repeat this operation till reach to the less bit at the successive APProximate register.

### EXAMPLE

8-bit ADC

$V_{in} = 1 \text{ V}$

step size = 10 mV

How ADC IC

works

step ①

$$\rightarrow SAR = 10000000 = 128$$

$$\rightarrow DAC = SAR * \text{step size} = 128 * 10 * 10^{-3}$$

$$= 1.28 \text{ V} \quad \therefore V_{ADC} = 1.28 \text{ V}$$

$$\rightarrow V_{ADC} > V_{in} \quad \because 1.28 > 1 \quad \therefore \text{yes}$$

$$\rightarrow \therefore SAR = 01000000$$

step ②

$$\rightarrow SAR = 01000000 = 64$$

$$\rightarrow \text{DAC} = \text{SAR} * \text{step size} = 64 * 10 * 10^{-3} = 0.64 \text{V}$$

$$\therefore V_{ADC} = 0.64 \text{V}$$

$$\rightarrow V_{ADC} > V_{in} : 0.64 > 1 \therefore \text{No}$$

$$\rightarrow \therefore \text{SAR} = 01100000$$

Step ③

$$\rightarrow \text{SAR} = 01100000 = 96$$

$$\rightarrow \text{DAC} = \text{SAR} * \text{step size} = 96 * 10 * 10^{-3} = 0.96 \text{V}$$

$$\therefore V_{ADC} = 0.96 \text{V}$$

$$\rightarrow V_{ADC} > V_{in} : 0.96 > 1 \therefore \text{No}$$

$$\rightarrow \therefore \text{SAR} = 01110000$$

Step ④

$$\rightarrow \text{SAR} = 01110000 = 112$$

$$\rightarrow \text{DAC} = \text{SAR} * \text{step size} = 112 * 10 * 10^{-3} = 1.12 \text{V}$$

$$\therefore V_{ADC} = 1.12 \text{V}$$

$$\rightarrow V_{ADC} > V_{in} : 1.12 > 1 \therefore \text{Yes}$$

$$\rightarrow \therefore \text{SAR} = 01101000$$

Step ⑤

$$\rightarrow \text{SAR} = 01101000 = 104$$

$$\rightarrow \text{DAC} = \text{SAR} * \text{step size} = 104 * 10 * 10^{-3} = 1.04 \text{V}$$

$$\therefore V_{ADC} = 1.04 \text{V}$$

$$\rightarrow V_{ADC} > V_{in} : 1.04 > 1 \therefore \text{Yes}$$

$$\rightarrow \therefore \text{SAR} = 01100100$$

Step ⑥

$$\rightarrow \text{SAR} = 01100100 = 100$$

$$\rightarrow \text{DAC} = \text{SAR} * \text{step size} = 100 * 10 * 10^{-3} = 1 \text{V}$$

$$\therefore V_{ADC} = 1 \text{V}$$

$$\rightarrow V_{ADC} > V_{in} : 1 > 1 \therefore \text{Yes}$$

$$\rightarrow \therefore \text{SAR} = 01100110$$

Step ⑦



→ SAR = 01100110 = 102 → SAR = 01100110  
 → DAC = SAR \* step size = 102 \* 10 \* 10<sup>-3</sup> = 1.02  
 ∴ VADC = 1.02 V

→ VADC > V<sub>in</sub> : 1.02 > 1 ∴ Yes  
 ∴ SAR = 01100101

Step ⑧

→ SAR = 01100101 = 101 → SAR = 01100101  
 → DAC = SAR \* step size = 101 \* 10 \* 10<sup>-3</sup> = 1.01  
 ∴ VADC = 1.01 V  
 → VADC > V<sub>in</sub> : 1.01 > 1 ∴ Yes  
 ∴ SAR = 01100100

∴ the final value of SAR  
 is 01100100 = 100

### Successive Approximation Register

	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
100 =	0	1	1	0	0	1	0	0

Binary out Put Data

### ADC Module at Data sheet

#### The registers

- ADRESH :- A/D result high register.
- ADRESL :- A/D result low register.
- ADCONO :- A/D Control register 0.
- ADCONI :- A/D Control register 1.
- ADCON2 :- A/D Control register 2.



Page: .....

Date: .....

### REGISTER 19-1: ADCON0: A/D CONTROL REGISTER 0

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
-	-	CHS3	CHS2	CHS1	CHS0	GO DONE	ADON	b4
bit 7								

#### Legend:

R = Readable bit  
-n = Value at POR

W = Writable bit  
'1' = Bit is set

U = Unimplemented bit, read as '0'  
'0' = Bit is cleared  
x = Bit is unknown

bit 7-6

Unimplemented: Read as '0'

CHS3-CHS0: Analog Channel Select bits

- 0000 = Channel 0 (AN0)
- 0001 = Channel 1 (AN1)
- 0010 = Channel 2 (AN2)
- 0011 = Channel 3 (AN3)
- 0100 = Channel 4 (AN4)
- 0101 = Channel 5 (AN5)<sup>(1,2)</sup>
- 0110 = Channel 6 (AN6)<sup>(1,2)</sup>
- 0111 = Channel 7 (AN7)<sup>(1,2)</sup>
- 1000 = Channel 8 (AN8)
- 1001 = Channel 9 (AN9)
- 1010 = Channel 10 (AN10)
- 1011 = Channel 11 (AN11)
- 1100 = Channel 12 (AN12)
- 1101 = Unimplemented<sup>(2)</sup>
- 1110 = Unimplemented<sup>(2)</sup>
- 1111 = Unimplemented<sup>(2)</sup>

to select which channel you will operate it as analog pin.

bit 5-2

Unimplemented: Read as '0'

CHS3-CHS0: Analog Channel Select bits

- 0000 = Channel 0 (AN0)
- 0001 = Channel 1 (AN1)
- 0010 = Channel 2 (AN2)
- 0011 = Channel 3 (AN3)
- 0100 = Channel 4 (AN4)
- 0101 = Channel 5 (AN5)<sup>(1,2)</sup>
- 0110 = Channel 6 (AN6)<sup>(1,2)</sup>
- 0111 = Channel 7 (AN7)<sup>(1,2)</sup>
- 1000 = Channel 8 (AN8)
- 1001 = Channel 9 (AN9)
- 1010 = Channel 10 (AN10)
- 1011 = Channel 11 (AN11)
- 1100 = Channel 12 (AN12)
- 1101 = Unimplemented<sup>(2)</sup>
- 1110 = Unimplemented<sup>(2)</sup>
- 1111 = Unimplemented<sup>(2)</sup>

start ADC conversion & check if it is done or not.

bit 1

GO/DONE: A/D Conversion Status bit

When ADON = 1:

1 = A/D conversion in progress

0 = A/D Idle

bit 0

ADON: A/D On bit

1 = A/D Converter module is enabled

0 = A/D Converter module is disabled

if you want to enable or disable ADC.

Note 1: These channels are not implemented on 28-pin devices.

2: Performing a conversion on unimplemented channels will return a floating input measurement.

note

at bit ①

Go for the starting ADC conversion operation

Done: for checking if the operation is done or not.

note

from 0:3 bit is

for select which channels you want to operate it as Analog or digital.

note

bit 4:5 is for if you want the Vref is the voltage of MC or with external Battery is connected with the microcontroller.

### REGISTER 19-2: ADCON1: A/D CONTROL REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-q <sup>(0</sup>	R/W-q <sup>(1</sup>	R/W-q <sup>(0</sup>
-	-	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0
bit 7							

#### Legend:

R = Readable bit  
-n = Value at POR

W = Writable bit  
'1' = Bit is set

U = Unimplemented bit, read as '0'  
'0' = Bit is cleared  
x = Bit is unknown

bit 7-6

Unimplemented: Read as '0'

VCFG1: Voltage Reference Configuration bit (VREF+ source)

1 = VREF+ (AN2)

0 = VDD

bit 4

VCFG0: Voltage Reference Configuration bit (VREF+ source)

1 = VREF+ (AN3)

0 = VDD

bit 3-0

PCFG3:PCFG0: A/D Port Configuration Control bits

PCFG3: PCFG0	AH12	AH11	AH10	AH9	AH8	AH7B	AH7A	AH6	AH5	AH4	AH3	AH2	AH1	AH0
0000 <sup>(1)</sup>	A	A	A	A	A	A	A	A	A	A	A	A	A	A
0001	A	A	A	A	A	A	A	A	A	A	A	A	A	A
0010	A	A	A	A	A	A	A	A	A	A	A	A	A	A
0011	D	A	A	A	A	A	A	A	A	A	A	A	A	A
0100	D	D	A	A	A	A	A	A	A	A	A	A	A	A
0101	D	D	D	A	A	A	A	A	A	A	A	A	A	A
0110	D	D	D	D	A	A	A	A	A	A	A	A	A	A
0111 <sup>(1)</sup>	D	D	D	D	D	A	A	A	A	A	A	A	A	A
1000	D	D	D	D	D	D	A	A	A	A	A	A	A	A
1001	D	D	D	D	D	D	D	A	A	A	A	A	A	A
1010	D	D	D	D	D	D	D	D	A	A	A	A	A	A
1011	D	D	D	D	D	D	D	D	D	A	A	A	A	A
1100	D	D	D	D	D	D	D	D	D	D	A	A	A	A
1101	D	D	D	D	D	D	D	D	D	D	D	A	A	A
1110	D	D	D	D	D	D	D	D	D	D	D	D	A	A
1111	D	D	D	D	D	D	D	D	D	D	D	D	D	D

A = Analog Input

D = Digital I/O

↑ AN

Note 1: The POR value of the PCFG bits depends on the value of the PBADEN Configuration bit. When PBADEN = 1, PCFG<2:0> = 000, when PBADEN = 0, PCFG<2:0> = 111<sup>(1)</sup> I/O

2: ANs through AN7 are available only on 40/44-pin devices

note

you can't select more than one channel at the same time.



REGISTER 19-3: ADCON2: A/D CONTROL REGISTER 2							
R/W-0 ADFM	U-0	R/W-0 ACQT2	R/W-0 ACQT1	R/W-0 ACQT0	R/W-0 ADCS2	R/W-0 ADCS1	R/W-0 DCS0
bit 7							0-FC
<b>Legend:</b>							
R = Readable bit n = Value at POR	W = Writeable bit 1 = Bit is set	U = Unimplemented bit, reads as '0' 0 = Bit is cleared	X = Bit is unknown				
bit 7	ADFM: A/D Result Format Select bit 1 = Right justified 0 = Left justified						
bit 6	Unimplemented: Read as '0'						
bit 5-3	ACQT2:ACQT0: A/D Acquisition Time Selection bits						
	111 = 20 Tad 110 = 16 Tad 101 = 12 Tad 100 = 8 Tad 011 = 6 Tad 010 = 4 Tad 001 = 2 Tad 000 = 0 Tad <sup>(1)</sup>						
bit 2-0	ADCS2:ADCS0: A/D Conversion Clock Select bits						
	111 = Fosc clock derived from A/D RC oscillator <sup>(1)</sup> 110 = Fosc/64 101 = Fosc/4 100 = Fosc/16 011 = Fosc (clock derived from A/D RC oscillator) <sup>(1)</sup> 010 = Fosc/32 001 = Fosc/8 000 = Fosc/2						
Note: 1: If the A/D FRC clock source is selected, a delay of one TCY (instruction cycle) is added before the A/D clock starts. This allows the SLEEP instruction to be executed before starting a conversion.							

bit 7 : ADFM : A/D Result Format


There are 10 bits to store the data of the conversion & this bit is for to make the first 8 bits of the right & other 2 bits at another register of the opposite.

#### ADC Configurations (Result Formatting)

- ✓ The 10-bit A/D conversion result can be supplied in two formats.
  - o Left justified
  - o Right justified

bit 7      ADFM: A/D Result Format Select bit  
1 = Right justified  
0 = Left justified

- ✓ The ADFM bit of the ADCON2 register controls the output format.



note

it's recommended to use the right I want to write 1023 inside 2 register & read it. Value = 1023 → 11 111111      right

$$ADRESL = 1111111 = 255$$

$$ADRESH = 3 \times 256 = 768 \quad ADC\_Val = 255 + 768 \\ \downarrow 011 \rightarrow \text{the last 3 bits} = 1023$$

$$ADC\_Value = ADRESL + 256 * ADRESH$$

Page: .....

Date: .....

REGISTER 19-4: ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 0							
R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*
ADDRESS[9]	ADDRESS[8]	ADDRESS[7]	ADDRESS[6]	ADDRESS[5]	ADDRESS[4]	ADDRESS[3]	ADDRESS[2]
bit 7							
Legend: R = Readable bit W = Writeable bit U = Bit is unimplemented T = Bit is set C = Bit is cleared X = Bit is unknown							
bit 7-0	ADRESH<7:0>: ADC Result Register bits Upper eight bits of 10-bit conversion result						
REGISTER 19-5: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 0							
R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*
ADDRESS[7]	ADDRESS[6]	ADDRESS[5]	ADDRESS[4]	ADDRESS[3]	ADDRESS[2]	ADDRESS[1]	ADDRESS[0]
bit 7							
Legend: R = Readable bit W = Writeable bit U = Bit is unimplemented T = Bit is set C = Bit is cleared X = Bit is unknown							
bit 7-0	ADRESL<7:0>: ADC Result Register bits Lower four bits of 10-bit conversion result						
REGISTER 19-6: ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 1							
R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*
ADDRESS[7]	ADDRESS[6]	ADDRESS[5]	ADDRESS[4]	ADDRESS[3]	ADDRESS[2]	ADDRESS[1]	ADDRESS[0]
bit 7							
Legend: R = Readable bit W = Writeable bit U = Bit is unimplemented T = Bit is set C = Bit is cleared X = Bit is unknown							
bit 7-0	RESERVED: Do not use ADRESL<7:0>: ADC Result Register bits Upper four bits of 10-bit conversion result						
REGISTER 19-7: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 1							
R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*
ADDRESS[7]	ADDRESS[6]	ADDRESS[5]	ADDRESS[4]	ADDRESS[3]	ADDRESS[2]	ADDRESS[1]	ADDRESS[0]
bit 7							
Legend: R = Readable bit W = Writeable bit U = Bit is unimplemented T = Bit is set C = Bit is cleared X = Bit is unknown							
bit 7-0	ADRESL<7:0>: ADC Result Register bits Upper four bits of 10-bit conversion result						


as you see here  
the right & left  
result put mate to  
state the Data  
according to the  
Value of ADFM  
bit at ADCON2  
register this the  
way of the  
stage binary Data  
out Put

bit 5:3 at ADCON2 register is for the  
Acquisition time.

what's the Acquisition time:

is the required time to charge the holding  
Capacitor to capture the Vin during the  
Sampling.

wait till  
charge  
the  
Capacitors



note

you can select the Acquisition time  
but it must be not reduced about the  
Minimum Acquisition time. at out Mc  
Pic18F46k90 Acquisition Minimum time = 2.4 μsec



**note**

The full 10-bit conversion requires 11 TAD Periods. This means that one bit requires one TAD.


**note**

After the conversion time finished the capacitors will be discharged.

↳ ADC Configurations (ADC conversion clock source & ADC Acquisition Time)

✓ The time to complete one bit conversion is defined as Tad.

✓ One full 10-bit conversion requires 11 TAD periods



Set GO/DONE bit

On the following cycle:  
ADRESH/ADRESL is loaded, GO/DONE bit is cleared,  
ADIF bit is set, holding capacitor is connected to analog input.

External Clock: 2 MHz

Clock Source: Fosc/18  
Acquisition Time: 12  
1 TAD: 20 μs  
Sampling Frequency: 19.2078 kHz  
Conversion Time: 11.5 + TAD = 23.5 μs

Clock Source: Fosc/64

Acquisition Time: 12

1 TAD: 8.0 μs

Sampling Frequency: 4.902 kHz

Conversion Time: 11.5 + TAD = 19.5 μs

Clock Source: Fosc/2

Acquisition Time: 12

1 TAD: 256.0 μs

Sampling Frequency: 156.8627 kHz

Conversion Time: 11.5 + TAD = 237.5 μs

**note**

The value of TAD is dependent on the used clock source & is selected from bit 2:0 at ADCON2 register.

**example**  $\rightarrow$  fosc

$$\rightarrow \text{external clock} = 8 \text{ MHz} = 8 \times 10^6 \text{ Hz}$$


$$\rightarrow \text{clock source} = \text{fosc} / 18 = 8 \times 10^6 / 18 = 500 \text{ kHz}$$

$$\rightarrow \text{TAD} = \frac{1}{\text{fclock source}} = \frac{1}{500 \times 10^3} = 2 \text{ μsec}$$

**the steps to implement the ADC Module**

**ADC Conversion Procedure**

- ✓ This is an example procedure for using the ADC to perform an Analog-to-Digital conversion
- a) Configure Port
  - ✓ Disable pin output driver (TRIS register) → Input Configuration (TRISx register)
  - ✓ Configure pin as analog (Disable the Input Buffer) → ADCON1 (PCFG3:PCFG0)
- b) Configure the ADC module
  - ✓ Disable the ADC Module → ADCON0 (ADON = 0)
  - ✓ Select ADC input channel → ADCON0 (CHS3:CHS0 = Channel)
  - ✓ Select ADC conversion clock → ADCON2 (ADCS2:ADCS0 = Conversion Clock)
  - ✓ Select acquisition time → ADCON2 (ACQT2:ACQT0 = Acquisition time)
  - ✓ Configure voltage reference → ADCON1 (VCFG1 + VCFG0)
  - ✓ Select result format → ADCON2 (ADFM)
  - ✓ Turn on "Enable" ADC module → ADCON0 (ADON = 1)
- c) Configure ADC interrupt (Optional)
  - ✓ Clear ADC interrupt flag → PIR1 (ADIF = 0)
  - ✓ Enable ADC interrupt → PIE1 (ADIE = 1)
  - ✓ Configure the interrupt priority if needed → IPR1 (ADIP = Interrupt Priority)
  - ✓ Enable peripheral interrupt → INTCON (GIE/GIEH)
  - ✓ Enable global interrupt → INTCON (PEIE/GIEL)
- d) Start conversion by setting the GO/DONE bit. → ADCON0 (GO/DONE = 1)
- e) Wait for ADC conversion to complete by one of the following
  - ✓ Polling the GO/DONE bit (Periodically check the GO/DONE bit == 0)
  - ✓ Waiting for the ADC interrupt (Interrupts enabled) → PIR1 (ADIF = 1)
- f) Read ADC Result → ADRESL + ADRESH
- g) Clear the ADC interrupt flag (Required if interrupt is enabled) → PIR1 (ADIF = 0)



Note 1: Channels AN5 through AN7 are not available on 28-pin devices.

2: 10 pAs have diode protection to VDD and VSS.

\* this is the block diagram of the ADC Module according to the CHS3 : CHS0 you select the target channel & VCFG1 : VCFG0 to select IP you will use the voltage of the MC or external battery for the Vref note ADIF Must clear by software.

## Timers

a timer Peripheral is a Counter Register & Control Register to determine its usage.

### note

To operate any Module inside the MC this Module must has a clock to be operated

### note

every timer needs a clock source.

→ Internal clock source.

→ External clock source.


The Internal clock source is

→ Primary oscillator.

→ Secondary oscillator.

→ Internal oscillator block.

What is the timer? → Clock Sources



### note

this


Multiplexer  
to determine  
which the  
oscillator  
will make  
the clock  
source.

the external oscillator or clock source  
anything else the Primary & Secondary  
oscillator & the Internal oscillator  
block is considered as external clock  
source. How it's connected


Show fig 2



the Microcontroller has a Pin is Configured as an external clock to the Timer Module



the Counter Register with the external clock




with each external clock reached to the Timer Module the Counter Register will be incremented by 1  
Counter Register ++

note

= the Counter Register counts the received clocks.

note

= the Counter Register may be is Count up or Count down



Max	Max
255	2
→	←
254	1
→	←
253	0
	Start
	Start

what's the timer resolution

it determines & limits the Max Value of the Counter Register.



the timer resolution

The Counter Register May be 8 - 16 - 32 bits

\* the Max Value =  $2^N - 1$  \* what N is the size of Counter Register.

Register Counter

Max Value

size


$$* 8 \rightarrow 2^8 - 1 = 255 \text{ Max}$$

$$* 16 \rightarrow 2^{16} - 1 = 65535 \text{ Max}$$

$$* 32 \rightarrow 2^{32} - 1 = 4294967295 \text{ Max}$$

It is depend on the timer peripheral, the counter can be configured to Count Up or Count Down

- o Count UP → 0 : Max → (Max Depends on Timer Resolution "8Bits - 16Bits - 32Bits")
- o Count Down → Max : 0 → (Max Depends on Timer Resolution "8Bits - 16Bits - 32Bits")




note

= the timer is counting up or down is according to the design of the target Micro Controller.

note

= at our Micro Controller PIC18F46K20 the Counter Register is 8 bits & the Timer Counts up. The Max Value of the Counter Register is  $(2^8 - 1) = 255$  Max Value size 8 bit.

the block diagram of Timer0



this Means 3 bits to control!

with each clock the Timeto will increment the value of the Counter Register by one till reach to the overflow value where overflow value = Max Value + 1 the TMR0IF flag will make interrupt & make the value of the Register Counter is zero.

Note

$F_{osc}/4$  : the internal clock source.

$T_{osc}$  : the external clock source at a specific pin in the MC.

Ex

Let's suppose that  $F_{osc} = 4 \text{ MHz}$

$$F_{clock} = F_{osc}/4 = 4/4 = 1 \text{ MHz}$$

$$\text{the time of one clock } (T) = \frac{1}{F_{clock}} = \frac{1}{1 \times 10^6} = 1 \mu\text{sec}$$

$\therefore$  the time of one clock ( $T$ ) = 1 micro sec

the Max Value of the Counter Register of Timeto at PIC18F46k20 is 255

$\therefore$  the Max Time of Timeto is  $= 1 \times 10^{-6} \times 255$

$= 255 \text{ micro sec}$  This means the

Interrupt of Timeto will be happen each 255 micro second.

What's the timer Modes

and timer is operated with 2 Main Modes

→ Timer Mode :- Counter is known.

→ Counter Mode :- Counter is unknown.




**hole**

= the **Timer Mode** : I increment the value at the register Counter regulated with each clock so the Timer Mode is used with the **Internal source clock**.

The **Counter Mode** is used with the **External source clock** because the clock source may be Push button or Sensors generate the clock I don't know when the clock will be generated to increment the value of the Counter Register opposite the internal clock source "fosc/4".

### Three Major Counting Modes of Timer



\* UP-Down Mode will start from 0 to the Max Value & decremented to reach the Zero one More time.

\* Down Mode will start from the Max Value till reach to the Zero & is set with the Max Value one More time.


\* UP Mode will start from the zero till reach to the Max Value & is set with zero one More time.

★ → ISR Function executed.

what's the timer Prescaler?

is a Frequency divider  
to reduce the value  
of the Input Frequency.

Frequency  
Prescaler  
Value




Note

= Opposite the Prescaler is the Multiplier  $Fclock * Value$

what's the benefit of the Prescaler  
if you want to make number of  
clock as one clock what means ?!

$Fosc/4$




Note at this figure 64 clock

= is considered as 1 clock  
to the Timer

TOPS2:TOPS0: Timer0 Prescaler Select bits	
111	1:256 Prescale value
110	1:128 Prescale value
101	1:64 Prescale value
100	1:32 Prescale value
011	1:16 Prescale value
010	1:8 Prescale value
001	1:4 Prescale value
000	1:2 Prescale value


= Select Prescale value by

Data sheet



\* there are two ways to handle with Timer  
to do the Task each say second  
→ the Polling.  
→ the Interrupt.

PIC18F4620 Timer0 Timer Mode : Using Internal Clock Source



= **Polling** :- I don't make any thing else  
I check the flag of Time

= **Interrupt** :- I execute the Main till the  
Timer flag is triggered I go to ISR to do  
the Task function.

### Timer0 Module at Data sheet Pic18F4620

- Operate Timer/Counter in 8 bit / 16 bit.
- 8 bit Prescaler Max Value  $2^8 = 256$ .
- Selectable clock source «internal/external».
- Interrupt on over flow value.

# the Registers

## Timer0 Control Register

REGISTER 11-1: T0CON: TIMER0 CONTROL REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
TMR0ON	T0BIT	TOCS	T0SE	PSA	T0PS2	T0PS1	T0PS0

bit 7

TMR0ON: Timer0 On/Off Control bit

1 = Enables Timer0

0 = Stops Timer0

bit 6

T0BIT: Timer0 8-Bit/16-Bit Control bit

1 = Timer0 is configured as an 8-bit timer/counter

0 = Timer0 is configured as a 16-bit timer/counter

bit 5

TOCS: Timer0 Clock Source Select bit

1 = Transition on T0CKI pin

0 = Internal instruction cycle clock (CLKO)

bit 4

T0SE: Timer0 Source Edge Select bit

1 = Increment on high-to-low transition on T0CKI pin

0 = Increment on low-to-high transition on T0CKI pin

bit 3

PSA: Timer0 Prescaler Assignment bit

1 = Timer0 prescaler is not assigned. Timer0 clock input bypasses prescaler.

0 = Timer0 prescaler is assigned. Timer0 clock input comes from prescaler output.

bit 2-0

T0PS2:T0PS0: Timer0 Prescaler Selectables

111 = 1:256 Prescale value

110 = 1:128 Prescale value

101 = 1:64 Prescale value

100 = 1:32 Prescale value

011 = 1:16 Prescale value

010 = 1:8 Prescale value

001 = 1:4 Prescale value

000 = 1:2 Prescale value

clock external

Counter Mode

Timer Mode

Internal Clock

Max Value = 256

Min Value = 2

hole

Transition Means

Falling to rising edge  
of OPPsize is  
determine by bit 4  
select edge T0SE.

hole

This register set by it all the  
configurations of  
the timer0

## Timer0 Counter Registers

### TMR0L & TMR0H

### timer0 operation

#### 11.1 Timer0 Operation

Timer0 can operate as either a timer or a counter, the mode is selected with the TOCS bit (T0CON<5>). In Timer mode (TOCS = 0), the module increments on every clock by default unless a different prescaler value is selected (see Section 11.3 "Prescaler"). If the TMR0 register is written to, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.

The Counter mode is selected by setting the TOCS bit (= 1). In this mode, Timer0 increments either on every rising or falling edge of pin RA4/T0CKI/C1 OUT. The incrementing edge is determined by the Timer0 Source Edge Select bit, T0SE (T0CON<4>); clearing this bit selects the rising edge. Restrictions on the external clock input are discussed below.

An external clock source can be used to drive Timer0; however, it must meet certain requirements to ensure that the external clock can be synchronized with the

internal phase clock (Tosc). There is a delay between synchronization and the onset of incrementing the timer/counter.

#### 11.2 Timer0 Reads and Writes in 16-Bit Mode

TMR0H is not the actual high byte of Timer0 in 16-bit mode, it is actually a buffered version of the real high byte of Timer0 which is not directly readable nor writable (refer to Figure 11-2). TMR0H is updated with the contents of the high byte of Timer0 during a read of TMR0L. This provides the ability to read all 16 bits of Timer0 without having to verify that the read of the high and low byte were valid, due to a rollover between successive reads of the high and low byte.

Similarly, a write to the high byte of Timer0 must also take place through the TMR0H Buffer register. The high byte is updated with the contents of TMR0H when a write occurs to TMR0L. This allows all 16 bits of Timer0 to be updated at once.

\* this section of  
the Data sheet  
explains how  
Timer0 Module  
is operated.

## the selection of 8 bit & 16 bit Modes

### 8 bit Mode

### the Counter Register

TMR0L | 0 → 255

0

2<sup>8-1</sup>

= 955

### 16 bit Mode

### the Counter Register

TMR0H + TMR0L

65535 ← | — 0


2<sup>16-1</sup>

= 65535

**note**

there's a specific way to read the value at the Counter register if you configure Timer0 is operated with 16 bit Mode

FIGURE 11-2: TIMER0 BLOCK DIAGRAM (16-BIT MODE)



\* when you read the value at low register the value at the TMRO High byte gets down to the TMROH register & you can read the High Value from it.

This Case at 16 bit

Mode to read the Data at Counter Register

**note**


= the same thing at the writing. but the value at TMROH will go up to the TMRO High byte register when you write data at the low Counter Register.

**note**

you must prewrite the value at the TMROH register to be ready to go up to TMRO High byte when you write data at the low Counter Register "TMROL".

**the block diagram of 8 bit Mode**

FIGURE 11-1: TIMER0 BLOCK DIAGRAM (8-BIT MODE)



is too simple  
to use this mode

HAHA 😊

**note**

I use the Counter Mode with the external clock if I want the Timer Counter Register Counts the clocks by external events what ever is falling or rising edge.

**note**

You can set the Prescaler at Counter Mode.

TABLE 11-1: REGISTERS ASSOCIATED WITH TIMER0

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
TMR0L	Timer0 Register Low Byte								50
TMR0H	Timer0 Register High Byte								50
INTCON	GIE/GIEL	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RDIF	49
TOCON	TMR0ON	TOBBIT	TOCS	TOSE	PSA	TOPS2	TOPS1	TOPS0	50
TRISA	RA7 <sup>(1)</sup>	RA6 <sup>(1)</sup>	RA5	RA4	RA3	RA2	RA1	RA0	52

Legend: Shaded cells are not used by Timer0.

Note 1: PORTA&lt;7:0&gt; and their direction bits are individually configured as port pins based on various primary

## Timeto Peripheral Configuration

### \* Timer Mode

- Disable Timeto.
- Select Timeto resolution 8 bit / 16 bit.
- Select Internal clock source.
- Enable the Prescaler if you need it.
- Enable the Interrupt if you need it.
- Enable Timeto. **note**

### \* Counter Mode

You have to initialize the Counter Register by Value

- Disable Timeto.
- Select Timeto resolution 8 bit / 16 bit.
- Select external clock source.
- Select the edge of the external clock source "rising, falling".
- Enable the Prescaler if you need it.
- Enable the Interrupt if you need it.
- Enable Timeto.



\* How to calculate the time of the timer to do a task each this time

$$\text{TIMERO L/H} = 2^N \cdot ((\text{delay} * \text{Fosc}) / (4 * \text{Prescale}))$$

where

$N$  → the resolution

delay → time to do task Must be in second

Fosc → the system frequency

Prescale →

→ If you enable the Prescaler the value of it from 2 to 256

→ if you disable the Prescaler equals = 1

note

the final value must be +ve without fraction.

Ex →

we need a delay every 250 msec

Fosc = 4 MHz

Timero resolution is 16 bit

$$\text{Timero L/H} = 2^N \cdot ((\text{delay} * \text{Fosc}) / (4 * \text{Prescale}))$$

$$= 2^{16} \cdot ((250 * 10^{-3} * 4 * 10^6) / (4 * 4))$$

= 3036 → decimal

= BDC → Hex

Timero L = 0xDC

Timero H → Timero L

Timero H = 0x0B

note

why we need to initialize the counter register by value in the first? To make the wanted delay to do a task every this delay.



note

If you initialize the Counter register by Value this means the Timer which receives a clock will increment on this value till reach to the Max Value of the Counter register.

ex →

I initialize Timer0 L/H = 0x0B0C = 3036  
the Counter Register will be incremented from 3036 to Max Value every received one clock to the Timer0 Module  $3036 + t \leftarrow \text{Clk}$


PIC18F4620 Timer0 Timer Mode : Generate a Time Delay

◦ Example, we need a delay every 250 ms "0.25 second", the Fosc = 4MHz and timer 0 resolution is 16-bit.

use Timer calculator  $2^M - 1$   
tool to determine the initialize value

$$2^{16} - 1 = 65535$$

Max Value

note

Initialization Counter Register value is not important at the Counter Mode. Timer0 L/H = 0


How to generate the square wave form of the Timer. Firstly this is the square wave form

Firstly what's the frequency of the square wave form.





→ Second thing Is  $T_{on} = T_{off}$



$$f = \frac{1}{T_{Period}}$$

Ex →

I need to generate a square wave form with 50 Hz frequency &  $f_{osc} = 4 \text{ MHz}$  & the timer resolution is 16 bit &  $T_{on} = T_{off}$  what is the Initialization Value to the Counter Register

$$f = 50 \text{ Hz}$$

$$f_{osc} = 4 \times 10^6 \text{ Hz}$$

$$\text{resolution} = 16 \text{ bit}$$

$$T_{on} = T_{off}$$

$$T_{square} = \frac{1}{f} = \frac{1}{50} = 0.02 \text{ sec}$$

$$\therefore T_{square} = 20 \text{ m sec}$$

$$T_{square} = T_{on} + T_{off} \quad \& \quad T_{on} = T_{off}$$

$$\therefore T_{on} = T_{off} = \frac{T_{square}}{2} = \frac{20}{2} = 10 \text{ msec}$$

$$\therefore \text{delay} = 10 \text{ msec}$$

selected by you ↴

$$\text{Timer0 L/H} = 2^N - ((\text{delay} * f_{osc}) / (4 * \text{Prescale}))$$

$$= 2^{16} - ((10 * 10^{-3} * 4 * 10^6) / (4 * 1)) = 55536$$

Positive Value without any fraction

∴ to generate a square form with 50 Hz you must initialize Timer0 L/H with 55536 where Timer0 L/H is Counter Register.



note

= when the frequency decreased  
the time increased.  $T = \frac{1}{f}$

## Timer 1 Module

The Timer1 timer/counter module incorporates these features:

- Software selectable operation as a 16-bit timer or counter
- Readable and writable 8-bit registers (TMR1H and TMR1L)
- Selectable clock source (internal or external) with device clock or Timer1 oscillator internal options
- Interrupt-on-overflow
- Reset on CCP Special Event Trigger
- Device clock status flag (T1RUN)

SHOWN IN FIGURE 12-1. A block diagram of the module's operation in Read/Write mode is shown in Figure 12-2.

The module incorporates its own low-power oscillator to provide an additional clocking option. The Timer1 oscillator can also be used as a low-power clock source for the microcontroller in power-managed operation.

Timer1 can also be used to provide Real-Time Clock (RTC) functionality to applications with only a minimal addition of external components and code overhead.

Timer1 is controlled through the T1CON Control register (Register 12-1). It also contains the Timer1 Oscillator Enable bit (T1OSCEN). Timer1 can be enabled or disabled by setting or clearing control bit TMR1ON (T1CON<0>).

REGISTER 12-1: T1CON: TIMER1 CONTROL REGISTER

R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR1ON
bit 7							bit 0

Legend:

R = Readable bit      W = Writable bit      U = Unimplemented bit, read as '0'  
-n = Value at POR      '1' = Bit is set      '0' = Bit is cleared      x = Bit is unknown

bit 7 RD16: 16-Bit Read/Write Mode Enable bit

- Enables register read/write of Timer1 in one 16-bit operation
- Enables register read/write of Timer1 in two 8-bit operations

T1RUN: Timer1 System Clock Status bit

- Device clock is derived from Timer1 oscillator
- Device clock is derived from another source

T1CKPS1/T1CKPS0: Timer1 Input Clock Prescale Select bits

- 11 = 1:8 Prescale value
- 10 = 1:4 Prescale value
- 01 = 1:2 Prescale value
- 00 = 1:1 Prescale value

T1OSCEN: Timer1 Oscillator Enable bit

- Timer1 oscillator is enabled
- Timer1 oscillator is shut off

The oscillator inverter and feedback resistor are turned off to eliminate power drain.

T1SYNC: Timer1 External Clock Input Synchronization Select bit

When TMR1CS = 1:

- Do not synchronize external clock input
- Synchronize external clock input

When TMR1CS = 0:

This bit is ignored. Timer1 uses the internal clock when TMR1CS = 0.

TMR1CS: Timer1 Clock Source Select bit

- External clock from pin RC0/T1OSC/T1CKI (on the rising edge only)
- Internal clock (Fosc/4)

TMR1ON: Timer1 On bit

- Enables Timer1
- Stops Timer1

note

= if you use external clock source at timer1 it will work at the rising edge only

## Timer 1 oscillator

note when the


clock sources

increases the Power

consumption increase


Timer1 oscillator  
Clock source

FIGURE 2-8: PIC18F2525/2620/4525/4620 CLOCK DIAGRAM





**note**

If you want to give low frequency to make the MC at the low power mode use the timer oscillator. It is a crystals circuit for 32.768 kHz crystals.



Microcontroller low Power Timer oscillator

Timer 1 clock sources :

**note**

= we use the low Power Mode if the system application works at a battery.

**note**

= if you want to reduce the power consumption use the timer oscillator clock source mode.

## note

= at timer1 I don't have bit to disable the Prescaler but I have a Prescaler value 0:0 →  $f_{osc}/1$ , this like disable the Prescaler

### 12.3 Timer1 Oscillator

An on-chip crystal oscillator circuit is incorporated between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting the Timer1 Oscillator Enable bit, T1OSCEN (T1CON<3>). The oscillator is a low-power circuit rated for 32 kHz crystals. It will continue to run during all power-managed modes. The circuit for a typical LP oscillator is shown in Figure 12-3. Table 12-1 shows the capacitor selection for the Timer1 oscillator.

The user must provide a software time delay to ensure proper start-up of the Timer1 oscillator.

FIGURE 12-3:

#### EXTERNAL COMPONENTS FOR THE TIMER1 LP OSCILLATOR




TABLE 12-1: CAPACITOR SELECTION FOR THE TIMER OSCILLATOR

Osc Type	Freq	C1	C2
LP	32 kHz	27 pF <sup>(1)</sup>	27 pF <sup>(1)</sup>

- 1: Microchip suggests these values as a starting point in validating the oscillator circuit.
- 2: Higher capacitance increases the stability of the oscillator but also increases the start-up time.
- 3: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
- 4: Capacitor values are for design guidance only.

#### 12.3.1 USING TIMER1 AS A CLOCK SOURCE

The Timer1 oscillator is also available as a clock source in power-managed modes. By setting the clock select bits, SCS1:SCS0 (OSCCON<1:0>), to 01, the device switches to SEC\_RUN mode; both the CPU and peripherals are clocked from the Timer1 oscillator. If the IDLEN bit (OSCCON<7>) is cleared and a SLEEP instruction is executed, the device enters SEC\_IDLE mode. Additional details are available in Section 3.0 "Power-Managed Modes".

Whenever the Timer1 oscillator is providing the clock source, the Timer1 system clock status flag, T1RUN (T1CON<6>), is set. This can be used to determine the controller's current clocking mode. It can also indicate the clock source being currently used by the Fail-Safe Clock Monitor. If the Clock Monitor is enabled and the Timer1 oscillator fails while providing the clock, polling the T1RUN bit will indicate whether the clock is being provided by the Timer1 oscillator or another source.

#### 12.3.2 LOW-POWER TIMER1 OPTION

The Timer1 oscillator can operate at two distinct levels of power consumption based on device configuration. When the LPT1OSC Configuration bit is set, the Timer1 oscillator operates in a low-power mode. When LPT1OSC is not set, Timer1 operates at a higher power level. Power consumption for a particular mode is relatively constant, regardless of the device's operating mode. The default Timer1 configuration is the higher power mode.

As the low-power Timer1 mode tends to be more sensitive to interference, high noise environments may cause some oscillator instability. The low-power option is, therefore, best suited for low noise applications where power conservation is an important design consideration.

## \*Timer1

### oscillator section at the Data sheet.

## Timer1 Modes

→ Timer Mode : Internal Clock Source.

→ Synchronous Counter Mode : external clock source with Timer1 oscillator.

→ Asynchronous Counter Mode : external clock source.

What's the Meaning of Synchronous happening at existing at the same time

when you #1 talk I talk

## note


= the Counter Synchronous Mode here is related with the Timer1 oscillator



# Synchronous Counter Mode

Page:

Date:



Timer1 can operate in one of these modes:

- Timer
- Synchronous Counter
- Asynchronous Counter

The operating mode is determined by the clock select bit, TMR1CS (T1CON<1>). When TMR3CS is cleared (= 0), Timer1 increments on every internal instruction


on every rising edge of the Timer1 external clk input or the Timer1 oscillator, if enabled.

When Timer1 is enabled, the RC1/T1OSI and RC0/T1OSQ/T13CKI pins become inputs. This means the values of TRISC<1,0> are ignored and the pins are read as 0'.

hole

→ If the external clock source generates raising edge & the timer1 oscillator generates raising edge this means there's a tic clock.

→ If the external clock source generates raising edge & Timer1 oscillator generates falling edge this means there's no tic clock.





$$TMR_2 = 2^N \cdot ((\text{delay} * F_{osc}) / (4 * \text{Prescale}))$$

or,  $(\text{delay} * F_{osc}) / (\text{Post scale})$

→ the Counter Register is only 8 bit there's no low & High register.  
the Control register

REGISTER 13-1: T2CON: TIMER2 CONTROL REGISTER

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0
bit 7							bit 0

## Legend:

R = Readable bit  
W = Writable bit  
— = Value at POR  
1 = Bit is set

U = Unimplemented bit, read as '0'  
0 = Bit is cleared  
x = Bit is unknown

bit 7	Unimplemented: Read as '0'
bit 6-3	T2OUTPS3:T2OUTPS0: Timer2 Output Postscale Select bits 0000 = 1:1 Postscale 0001 = 1:2 Postscale • • • 1111 = 1:16 Postscale
bit 2	TMR2ON: Timer2 On bit 1 = Timer2 is on 0 = Timer2 is off
bit 1-0	T2CKPS1:T2CKPS0: Timer2 Clock Prescale Select bits 00 = Prescaler is 1 01 = Prescaler is 4 1x = Prescaler is 16

hole

at the Prescaler  
& Post scale to  
select what  
you want to  
divide on it  
 $D \times F_{osc}$        $D \times F_{osc}$   
 $4 \times F_{osc}$        $4 \times F_{osc}$

## Timer2 block diagram

\* As you see is just work on the Fosc is the internal clock source so is works only as timer mode operation.

FIGURE 13-1: TIMER2 BLOCK DIAGRAM




TABLE 13-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Value on page
INTCON	GIE/GIEL	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	49
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1I	52
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1I	52
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1I	52
TMR2	Timer2 Register								50
T2CON	—	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	50
PR2	Timer2 Period Register								50

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

Note 1: These bits are unimplemented on 28-pin devices and read as '0'.



## Timer3 Module

### 14.0 TIMER3 MODULE

The Timer3 module timer/counter incorporates these features:

- Software selectable operation as a 16-bit timer or counter
- Readable and writable 8-bit registers (TMR3H and TMR3L)
- Selectable clock source (internal or external) with device clock or Timer1 oscillator internal options
- Interrupt-on-overflow
- Module Reset on CCP Special Event Trigger

A simplified block diagram of the Timer3 module is shown in Figure 14-1. A block diagram of the module's operation in Read/Write mode is shown in Figure 14-2. The Timer3 module is controlled through the T3CON register (Register 14-1). It also selects the clock source options for the CCP modules (see Section 15.1.1 "CCP Modules and Timer Resources" for more information).

May be Timer & Counter Mode is just 16 bit Counter register Timer3L/H.

May be is internal or external clock source with Timer1 oscillator clock source.

### The Control Register


REGISTER 14-1: T3CON: TIMER3 CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON
bit 7						bit 0	

Legend:  
R = Readable bit      W = Writable bit  
-n = Value at POR      '1' = Bit is set  
                          '0' = Bit is cleared      x = Bit is unknown

bit 7	RD16: 16-Bit Read/Write Mode Enable bit 1 = Enables register read/write of Timer3 in one 16-bit operation 0 = Enables register read/write of Timer3 in two 8-bit operations
bit 6-3	T3CCP2:T3CCP1: Timer3 and Timer1 to CCP Enable bits 1x = Timer3 is the capture/compare clock source for the CCP modules 01 = Timer3 is the capture/compare clock source for CCP2; Timer1 is the capture/compare clock source for CCP1 00 = Timer1 is the capture/compare clock source for the CCP modules
bit 5-4	T3CKPS1:T3CKPS0: Timer3 Input Clock Prescale Select bits 11 = 1:8 Prescale value 10 = 1:4 Prescale value 01 = 1:2 Prescale value 00 = 1:1 Prescale value
bit 2	T3SYNC: Timer3 External Clock Input Synchronization Control bit (Not usable if the device clock comes from Timer1/Timer3.) When TMR3CS = 1: 1 = Do not synchronize external clock input 0 = Synchronize external clock input When TMR3CS = 0: This bit is ignored. Timer3 uses the internal clock when TMR3CS = 0.
bit 1	TMR3CS: Timer3 Clock Source Select bit 1 = External clock input from Timer1 oscillator or T13CKI (on the rising edge after the first falling edge) 0 = Internal clock (Fosc/4)
bit 0	TMR3ON: Timer3 On bit 1 = Enables Timer3 0 = Stops Timer3

edge the falling edge after that the raising edge this raising edge will be Count to the Counter register



the equation delay for Timer3

$$\text{Timer3 L/H} = 2^N - \left( (\text{delay} \times \text{Fosc}) / (4 \times \text{Prescale}) \right)$$

note

The external clock source on the rising edge after the first falling edge of T13CKI this means

the first raising edge is hot Count to the Counter register after this raising


note

The explaining of bit 2 is the same as 1 Timer1 Counter Mode synchronous of hot

#### 14.1 Timer3 Operation

Timer can operate in one of three modes:

- Timer
- Synchronous Counter
- Asynchronous Counter



This block diagram to show the operation of the timer 3 Module.

\* These Registers are related to the timer 3 module.

TABLE 14-1: REGISTERS ASSOCIATED WITH TIMER3 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
NTCON	GIE/GIEH	PEIE/GIEL	TMROIE	INT0IE	RBIE	TMROIF	INT0IF	RSIF	49
PIR2	OSCFIF	CMIF	—	EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF	52
PIE2	OSCFIE	CMIE	—	EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE	52
PR2	OSCFIP	CMIP	—	EEIP	BCLIP	HLVDIP	TMR3IP	CCP2IP	52
TMR3L	Timer3 Register Low Byte								
TMR3H	Timer3 Register High Byte								
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR1ON	50
T3CON	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	51
Legend:	— = unimplemented register bit. # Shaded cells are not used by the Timer3 module.								

## CCP Module Capture - Compare - PWM Module

\* at PIC18F46K20 MCUs have two CCP Module:

→ Normal CCP Module .

→ Enhanced CCP Module .

\* each Module has three Modes and each Mode can be used for many applications.

→ Capture Mode .

→ Compare Mode .

→ Pulse width Modulation Mode " PWM "


The Capture Mode:

→ Measuring Period time .

→ Measuring the Pulse width :  $\text{TPulse}$

what's the Pulse width

the high Period of time



→ Capture the arrival time of an event

This means

If you connect Push button at and thing makes raising at falling edge & the timer counts time when the Push button is pressed at the MC receives raising edge or falling edge the Capture Mode will get the value of time at happening of this event

Push  
button is  
not pressed.

event



here the  
timer counts  
the value

of the

Counter Register

Push  
button is  
pressed



this is the  
value of  
the Counter  
Register

with the event


∴ the arrival time of event = 895 Register value

∴ the Capture Mode will get it #


**the Compare Mode**

→ Generate a wave form of various duty cycles like PWM. This means : I generate specific wave at a pin of the Microcontroller.

according to  
the Application



- \* → Generate specific time delay:-
  - May be I toggle LED after a delay of time.
- Trigger an event when the pre-determined time expires:-
  - May be after each half hour I go to do a task.
- \* I control in the width of the time of high Pulse without changing in the Period time



\* As you see the Period is fixed I just make the modulation of the high Pulse of the Period only.


- Control in the speed of the DC Motor.
- Change the intensity of the LED.
- Generate sine signal waves.  $\approx$  "Servo Motor hole"

= all Modules of the CCP work with the timers.


CCP - ECCP Mode	Timer resources
Capture	Timer 1 or Timer 3
Compare	Timer 1 or Timer 3
PWM	Timer 2

## the Capture Mode explanation


→ an event can be presented by the rising & falling edge of a Pulse.



→ the time of an event occurrence can be recorded by latching the count when an edge is detected : Rising & falling edge



\* In Capture Mode the Input Pulse should be Connected to CCP1,2 which is Muxplexed with Port C (RC9)



### Capture Mode block diagram note

= the registers of the Capture Mode are low & high as one register is 16 bit as it's existed at Timer1 & Timer3 Module

\* as you see CCP1 works with timer1 & timer3 with the CCP1 Registers & CCP2 works with them too with its registers #.



\* according to your configuration you select the Capture Mode works with timer 1 or

\* the role of the Prescaler to minimize a group of clocks as one clock.

\* the role of edge detect circuit is config I will Capture at rising or falling edge event.

as event is defined as one of the following


- every falling edge  $F_{osc}/1$ .
- every Rising edge  $F_{osc}/1$ .
- every 4th Rising edge  $F_{osc}/4$ .
- every 16th Rising edge  $F_{osc}/16$ .

note

= CCP<sub>1</sub>, CCP<sub>2</sub> Must be Input to receive the sent edge to the Microcontroller.

note

= If another Capture occurs before the Value in register CCPR<sub>1</sub> is read the old Capture value is overwritten by the new Capture value.



note

= You must read the Value of the Capture register before the next edge.

## The Compare Mode explanation

It compare the value of CCPR register with the timer register & when the values at both registers are matched it make an interrupt.

**note**

When the interrupt is done make an event on CCP1 or CCP2 pins

**note**

You must configure pins CCP1 & CCP2 pins work as output direction mode.


**note**

You can start ADC conversion by the compare mode.

## The PWM Module explanation

is defined as Pulse width Modulation.

→ It controls in the time of on pulse without changing of the time of the period of the frequency.



**What's the Duty cycle?**

Is the percentage of the on pulse time per the total period of time.

$$\text{Duty cycle} = \left( \frac{T_{on}}{T_{Period}} \right) \times 100$$



Ex, if we have a Pulse width a Period of 10 ms and the on Pulse is 2ms. what's the duty cycle?

$$\text{Duty Cycle} = \left( \frac{T_{on}}{T_{Period}} \right) * 100 = \left( \frac{2 \times 10^{-3}}{10 \times 10^{-3}} \right) * 100 = 20\%$$

Note If you want to know the voltage at the Pin:

$$V_{Pin} = \text{Duty Cycle} \times \frac{5}{100}$$

where 5 is the Max Voltage at the Pin

Ex → Duty cycle = 70%

$$\text{Pin Voltage} = \frac{70}{100} \times 5 = 3.5 \text{ V}$$

Ex → assume we need to generate a PWM with a frequency 10 Hz & the duty cycle is 50%

$$T_{Period} = \frac{1}{f} = \frac{1}{10} = 100 \text{ m sec}$$

$$\text{Duty Cycle} = \left( \frac{T_{on}}{T_{Period}} \right) * 100$$

$$10^3 \times 50 = \frac{T_{on} \times 10^3}{100 \times 10^3} \times 100 \rightarrow T_{on} = 50 \text{ m sec}$$

### PWM Period Calculation:


$$\text{PWM Period} = (PR_2 + 1) * 4 * T_{osc} * \frac{\text{Time}_{t2} \text{ Prescale Value}}{\text{Value}}$$

$PR_2 \rightarrow$  Counter Register &  $T_{osc} = \frac{1}{f_{osc}}$   
for  $\text{Time}_{t2}$



#### With the Pulse Width Modulation Mode:

- ✓ Control the power delivered to the load by using the ON-OFF signal. Control the speed of DC motors.
- ✓ Change the intensity of the LED.
- ✓ Moreover, it can also be used to generate sine signals.



$$PR_2 = \left( \frac{F_{osc}}{(F_{PwM} \times 4 \times T_{mch2} \text{ PrescaleValue})} \right) - 1$$

where

$T_{mch2}$  Prescale Value = Prescaleh \* Postscaleh  
Values

$F_{PwM}$  = Pwm Frequency.

note

The value of  $PR_2$  must be not over flow 256 because the size of  $PR_2$  is 8 bit. & its value.

ex →

We need to generate a PWM with 10 kHz frequency

assume clock frequency = 8 MHz Sol →

$$F_{osc} = 8 \times 10^6 \text{ Hz} \quad \text{Suppose: Prescaleh} = 1$$

$$F_{PwM} = 10 \times 10^3 \text{ Hz} \quad \text{Postscaleh} = 1$$

$$PR_2 = \left( \frac{8 \times 10^6}{(10 \times 10^3 \times 4 \times 1 \times 1)} \right) - 1 = 199 \rightarrow \begin{matrix} \text{Value to} \\ \text{PR}_2 \end{matrix}$$

$$PR_2 = 2^N - \left( \frac{\text{delay} \times F_{osc}}{4 \times T_{mch2} \text{ PrescaleValue}} \right)$$

$$199 = 2^8 - \frac{8 \times 10^6 \text{ delay}}{4 \times 1 \times 1} \rightarrow 199 = 2^8 - \frac{2 \times 10^6 \text{ delay}}{2 \times 10^6}$$

$$\frac{-2 \times 10^6 \text{ delay}}{2 \times 10^6} = 199 - 2^8 = -59 / -2 \times 10^6 \quad \text{delay} = 28.5 \mu\text{s}$$

note

199 is the Period over all.

How to calculate the Duty cycle of the PWM

In PWM module the CCPx Pin produces up to

10-bit resolution PWM output this means the

Duty cycle will varies from 0 to  $(2^{10}-1)$  → 0 to 1023

$$2^{10} - 1$$

\* The following equation is used to calculate the PWM duty cycle in time:

$$\text{Pwm} = (\text{CCPRxL : CCPxCon } \langle 5:4 \rangle) \times T_{osc} \times \frac{\text{Prescale Value}}{\text{Time}_2}$$

↳ the resolution values from 0 to 1023

note

How to write the resolution values of the register according to PIC18F46k20 data sheet

CCPRxL	CCPxCon 5	CCPxCon 4
1111100	0	1

↳ Register      ↳ Bits at another register

$$\text{Ex} \rightarrow 1009 : 111110001 \rightarrow \begin{matrix} \text{CCPxCon 4} \\ \text{CCPxCon 5} \end{matrix}$$

Ex → Calculate the duty cycle resolution  
we need to generate a PWM with 10 kHz frequency  
& Duty Cycle is 20% assume the clock frequency  
is 8 MHz.

Sol ↓

note

$$f_{osc} = 8 \times 10^6 \text{ Hz}$$

$$160 \text{ is } 20\% \text{ of the period}$$

$$f_{Pwm} = 10 \times 10^3 \text{ Hz}$$

$$\text{Duty cycle percentage} = 20\%$$

$$\text{PR}_2 = (f_{osc} / (f_{Pwm} \times 4 \times \text{Time}_2 \text{ Prescale Value})) - 1$$

$$= (8 \times 10^6 / (10 \times 10^3 \times 4 \times 1 \times 1)) - 1 = 199$$

$$(\text{CCRxL : CCPxCon } \langle 5:4 \rangle) = (\text{PR}_2 + 1) \times \frac{\text{Duty Cycle}}{4} \times 100$$

$$= (199 + 1) \times \frac{20}{100} \times 4 = 160 \text{ Resolution Value}$$




the equation to calculate the duty cycle resolution:


$$(CCPRxL : CCPxCON<5:4>) = \frac{(PR2+1) \times \text{Duty Cycle} \times 4}{100}$$

PWM block diagram

Capture - Compare - PWM Module → CCP1 Module : PWM Block Diagram



- Initially you write Value at PR2 Register to set the time of the Period & TIMR2 Counts Values.
- When PR2 = TIMR2 this means Compare Match will Make Rising edge of CCPx Pin & TIMR2 will be 0 & Counts Value again.
- When the Value at CCPRxL : CCPxCON<5:4> = Timet2 This means Compare Match will Make Falling edge at CCPx Pin & TimR2 will Continue Counts till the Max Value & Re-Pole this operation one more time



# CCP Module Capture & Compare & PWM at the Data sheet

PIC18F46K90

## 15.2 Capture Mode

In Capture mode, the CCP module CCPx pin captures the 16-bit value of timer 1 or timer 3 registers when an event occurs on the corresponding CCPx pin. An event is defined as one of the following:

- every falling edge
- every rising edge
- every 4th rising edge
- every 16th rising edge

This event is selected by the mode select bits CCPx3/CCP2 (CCP1/CCP0) (CCP1CON3:0). When a capture is made, the interrupt request flag bit CCPxIF is set. It must be cleared in software. If another interrupt occurs before the value in register CCPx is read, the old captured value is overwritten by the new captured value.

### 15.2.1 CCP PIN CONFIGURATION


In Capture mode, the appropriate CCPx pin should be configured as an input by setting the corresponding TRIS direction bit.

Note: If RB3/CCP2 or RC1/CCP2 is configured as an output, it will be the port pin cause a capture condition.

### 15.2.2 TIMER1/TIMER3 MODE SELECTION

The timers that are to be used with the capture feature (Timer1 and/or Timer3) must be running in Timer mode or Synchronized Counter mode. In Asynchronous Counter mode, the capture operation will not work. The timer value used with each CCP module is selected in the CCPxCON register (see Section 15.1.1 "CCP Modules and Timer Resources").

FIGURE 15-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



## 15.2.3 SOFTWARE INTERRUPT

When the Capture mode is chosen, a capture event may be generated. This can be done by setting the CCPxE interrupt enable bit (bit 9) in the CCPxCON register. The interrupt flag CCPxIF should also be cleared following any such change in operating mode.

### 15.2.4 CCP PRESCALER

There are four prescaler settings in Capture mode. They are specified as part of the operating mode selected by the mode select bits (CCP1CON3:0) (CCP2CON3:0). Whenever a capture occurs, the prescaler counter is disabled. The prescaler counter is cleared when the CCP module is disabled, the prescaler counter is cleared. This means that any Reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared; therefore, the first capture may be lost. A non-zero prescaler (example 15) is required to prevent the prescaler from overflowing. The prescaler must be cleared via the prescaler divisor and will not generate the "TMRx" interrupt.

### EXAMPLE 15-1: CHANGING BETWEEN CAPTURE MODES (CCP2 SHOWN)



Turn CCP module off  
Load CCP1CON1 with  
new prescaler mode  
value and CCP1I1  
load CCP2CON1 with  
this value

**the Capture Mode it works with timer 1 & 3 & it capture the Value at the timer Reg at some cases as you see:**

- every falling edge.
- every rising edge.
- every 4th rising edge.
- every 16th rising edge.

**note**

**= look at the block digram of the Capture Mode to know all the details.**

## 15.3 Compare Mode

In Compare mode, the 16-bit CCPx register value is constantly compared against either the TMR1 or TMR3 register value. When a match occurs, the CCPx pin can be:

- driven high
- driven low
- toggled high-to-low or low-to-high
- remain unchanged (it reflects the state of the I/O latch)

The action on the pin is based on the value of the mode select bits (CCP1CON3:0/CCP2CON3:0). At the same time, the interrupt flag bit CCPxIF is set.

### 15.3.1 CCP PIN CONFIGURATION

The user must configure the CCPx pins as an output by setting the appropriate TRIS bit.

Note: Clearing the CCP1CON register will force the RB3 or RC1 compare output latch (depending on device configuration) to the default low level. This is not the PORTB or PORTC I/O data latch.

## 15.3.2 TIMER1/TIMER3 MODE SELECTION

Timers 1 and 3 must be running in Timer mode or Synchronized Counter mode if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation will not work. It is enabled and the CCPxEN bit is set.

### 15.3.3 SOFTWARE INTERRUPT MODE

When the Compare mode Software Interrupt mode (CCPx3/CCP2CON3:0 = 1011) is chosen, the corresponding CCPx pin is not affected. Only a CCP interrupt is generated.

### 15.3.4 SPECIAL EVENT TRIGGER


Both CCP modules are equipped with a Special Event Trigger. This is an internal hardware signal generated in Compare mode to trigger actions by other modules.

The Special Event Trigger is enabled by selecting the "Compare -> Special Event -> Trigger" mode (CCP1CON3:0/CCP2CON3:0 = 1111).

For other CCP modules, the Special Event Trigger reacts to the timer溢出 (overflow) signal. This signal is currently assigned as the module's time base. This allows the CCPx registers to serve as a programmable Period register for timer 1.

The Special Event Trigger for CCP2 can also start an AD conversion. In order to do this, the AD converter must already be enabled.

FIGURE 15-2: COMPARE MODE OPERATION BLOCK DIAGRAM



**the Compare Mode it works with timer1 & timer3 & it compares the Value at the Registered timer with the Value at its Registered & at the Matching Compare Case takes an action as you see at the data sheet get out specific logic at CCPx Pins:**

- drive high.
- drive low.
- toggle.
- remain unchanged.

**note** look at the block digram

**PWM**


In Pulse-Width Modulation (PWM) mode, the CCPx pin produces up to a 10-bit resolution PWM output. Since the CCPx pins are multiplexed with a PORTB or PORTC I/O data bus, the appropriate I/O bits must be cleared to make the CCPx pin an output.

Note: Clearing the CCPxCON register will force the RB3 or RC1 output bit (depending on device configuration) to the default low level. This is not the PORTB or PORTC I/O data latch.

Figure 15-3 shows a simplified block diagram of the CCP module in PWM mode.


For a step-by-step procedure on how to set up the CCP module for PWM operation, see Section 15.4.4 "Setup for PWM Operation".

**FIGURE 15-3: SIMPLIFIED PWM BLOCK DIAGRAM**



A PWM output (Figure 15-4) has a time base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).

**FIGURE 15-4: PWM OUTPUT**



The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula:

**EQUATION 15-1:**

$$\text{PR2 Period} = \text{PR2} \times 1 + 1 + 1000 \times (\text{TMR2 Prescale Value})$$

PWM frequency is defined as  $1/\text{PR2 Period}$ .

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCPx pin is set (assuming a PWM duty cycle > 0%). The CCPx pin will not be set if the CCPxCON<4:0> register is set to 0.
- The PWM duty cycle is latched from CCPRxL into CCPxR.

Note: The TMR2 prescaler (see Section 13.6 "Timer2 Module") are not used in the determination of the PWM frequency. The prescaler could be used to have a servo update rate at a different frequency than the PWM output.

**FIGURE 15-2: PWM DUTY CYCLE**

The PWM duty cycle is selected by writing to the CCPxR register and to the CCPxCON<4:0> bits. Up to 10-bit resolution is available. The CCPxR contains the eight MSBs and the CCPxCON<4:0> contains the two LSbs. The 10-bit value is represented by CCPxR, CCPxCON<4:0>. The following equation is used to calculate the PWM duty cycle in time.

**EQUATION 15-2:**

$$\text{PWM Duty Cycle} = (\text{CCPRxL} \times \text{CCS} \times 4) + \text{TMR2} \times (\text{TMR2 Prescale Value})$$

CCPRxL and CCPxCON<4:0> can be written to at any time, but the duty cycle value is not latched into CCPxR until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPxR is a read-only register.

**note**

look at the block diagram

**the PWM Mode it works with timer2 only & its Control in the time of Puls is on without change in the total Period as you see at the block diagram of the PWM PR2 register to set the total Period of time & CCPxCON<4:0> register & 2 bits CCPxCON<5:4> to set the duty cycle Percentage to control in the time of on Pulse the value of PR2 register is not changed during the run time but you can change at the duty cycle**

**TABLE 15-2: INTERACTIONS BETWEEN CCP1 AND CCP2 FOR TIMER RESOURCES**

CCP1 Mode	CCP2 Mode	Interaction
Capture	Capture	Each module can use TMR1 or TMR3 as the time base. The time base can't be different for each CCP.
Capture	Compare	CCP2 can be configured for the Special Event Trigger to reset TMR1 or TMF1 (depending upon which time base is used). Automatic A/D conversions on trigger event can also be done. Operation of CCP1 could be affected if it is using the same timer as a time base.
Compare	Capture	CCP1 can be configured for the Special Event Trigger to reset TMR1 or TMF1 (depending upon which time base is used). Operation of CCP2 could be affected if it is using the same timer as a time base.
Compare	Compare	Either module can be configured for the Special Event Trigger to reset the timer base. Automatic A/D conversions on CCP2 trigger event can be done. Conflicts may occur if both modules are using the same time base.
Capture	PWM <sup>(1)</sup>	None
Compare	PWM <sup>(1)</sup>	None
PWM <sup>(1)</sup>	Capture	None
PWM <sup>(1)</sup>	Compare	None
PWM <sup>(1)</sup>	PWM	Both PWMs will have the same frequency and update rate (TMR2 interrupt).


Note 1: Includes standard and Enhanced PWM operation.

\*these are the instruction cases for the CCP1 & CCP2 Pins at the different Modes :

- Capture Mode.
- Compare Mode.
- PWM Mode.

## The Communication Protocols


is a specific way to communicate between 2 devices & these devices can understand each other.



### The Types of the Communication

#### → Serial Communication wired

- \* the data will be sent bit by bit, one bit at a time.
- \* it's called sequential transmission.
- \* needs one channel or one wire for transmitting.




- \* ex : UART - I2C - SPI - USB - Flex Ray - CAN - MOST - LIN.

#### → Parallel Communication wired

- \* More than one bit can be transmitted at the same time

- \* needs more than one channel or wires for the transmission.

- \* ex : PCI bus "Peripheral Component Interconnect" connects the CPU and expansion boards like Modem Cards & network Cards & sound cards.

**Device ①****hole**

as you see the  
Data is sent at  
the same time

**Device ②**

ex: for the wireless communication this is done by IR "Infrared" & RF "Radio Frequency".

ex:

Bluetooth - WiFi - ZigBee - IEEE 802.11 - GSM - 2G  
4G - 3G - etc.

what's the advantage & disadvantage of the  
serial & Parallel communication

**Serial Communication****advantage**

one wire to send or  
receive the Data so  
hardware complexity

**disadvantage**

slow sending or receiving  
the data over  
the channel for the Data

**Parallel Communication****advantage**

fast sending or receiving  
Data if has more than  
one channel for the Data

**disadvantage**

high hardware complexity  
it has more than one  
channel for the Data

**what's the Communication system**

The Communication system it describes the  
connection way of the Communication Protocol  
& its types are:

**Simplex** & **half duplex** & **full duplex**




## The Communication System Types:

### → Simplex :

- \* one device transmits & other devices receive
- note**

the transmitter is transmitter for ever & the receiver is receiver for ever can't be changed.

### Simplex system




- \* ex: the Radio

### → half Duplex :

- \* two devices can send & receive from each other
- note**

when a device works as a transmitter the another device can't work as a transmitter too & the same thing of the receiving case when a device works as a receiver the another device can't work as a receiver too this means one is transmitter & another is receiver because I have one channel for data

### half duplex system




- \* ex: walkie-talkie

### → Full Duplex :

- \* two devices can send & receive from each other.
- note**

the communication between the two devices "send or receive" is done at the same time. because I have two channel for data


## Full Duplex System




ex.: Telephone Call

How the data is transferred at the serial & Parallel Communication

### Serial



### Parallel




\* May be there's a wire is not suitable to transfer the Data so the Data is damaged or cut off

## Asynchronous & Synchronous Mechanisms

why we need these Mechanisms?

① let's suppose that we have two devices



This will Make data loss

for Device "B" because Device "A" sends so fast & Device "B" receive so slow so we need to set standard speed between the two devices to avoid the Missing Data or the Data loss & this called the Synchronous.

② How Device "B" knows that Device "A" wants to send for it Data ?


1- Device "A" will rise a flag.

2- Device "B" will see this flag then will receive the Data from Device "A".

How Device "B" knows that Device "A" stopped sending Data ? the same thing

1- Device "A" will rise a flag.

2- Device "B" will see this flag then stop receiving. so this its called the Synchronous too between the two devices.




## → Asynchronous

\* The transmission is depended on the framing & the baud rate & doesn't use the external clock.

### What's framing

is a group of bits between the two devices to send & receive the data is divided into the start bit to send & the data bits & the stop bit to stop sending

why we use the framing of the Asynchronous to Rx knows that Tx starts to send the data & Tx stops sending the data



Note

The start bit & stop bit are called the synchronization bits

### What's the baud rate

The sending data speed. bit/sec

Why we need the baud rate of Asynchronous because I have to devices one is sender & other is receiver I need to set the standard speed between the two devices at the suitable speed.

Note


The MC supports different baud rates ex:- 9600, 9400 ... bit/sec.



Notes  
internal

**note**

now I have blue tooth Module with 9600 bit/sec baud rate I need to connect it with the Micro Controller so I must set the baud rate of the Micro Controller is 9600 bit/sec to make the standard speed between the two devices & this is the case of Asynchronous.

**note**


The modules of the sets are always fixed baud rate so you need to set the Micro Controller by this baud rate at the case of Asynchronous.

**note**

Asynchronous mechanism is byte oriented communication this means the max data to send is 1 byte at the frame.

**note**

There are some Asynchronous protocols support sending more than 1 byte at the frame & the frame will be like that



\* what's the Data length.. is number of sending bytes of Data  $Dl = 3$  this Means I send 3 bytes over the Frame.


ex for the Asynchronous Mechanism UART

UART: Universal Asynchronous Receiver Transmitter.

### → Synchronous

- \* the transmission of the data uses external clock.

- \* the transmission is synchronized over clock This Means the transmitter sends the Data with the clock



### note

at synchronous Mechanism I can have channel for Data & channel for the clock.

### note

the synchronization can be at rising or falling edge.


- \* Synchronous Mechanism used at short Distance Communication & its More Data to send.

- \* it's faster than Asynchronous Mechanism

### \* EX :

SPI, I<sub>2</sub>C, USART, USB.



**note**

let's suppose that device A is sending the data with high frequency & device B can't receive this data by this high frequency so we need to know the **Master Slave Mechanism**

**note**

at any synchronous communication there's Master Slave Mechanism between the devices.

**note**

the Master Device is the Controller in the Clock is generating the clock to the slave Device & says to the slave Device I will send or receive the data & I will stop send or receive the data


**note**

the direction of the clock is always in the direction from the Master to the slave

let's see some cases for the Master Slave Mechanism

→ **single Master single slave**


① **Master**



**slave**


the Master generates the clock to send the Data to the slave & start & stop the communication.






The Master will generate the clock to read the Data from the slave Device.

### → Single Master Many slaves



If the Master wants to S. with any slave device will generate the clock to the target slave Device & set its Address on the Address bus to know the target slave Device about that the Master Device can send or receive the data to or from the target slave device.

### → Many Masters Many slaves



Note: There's too a type is the Many Masters single slave.

the same Busses for the clock & Address

How the data is transmitted between the devices by the line encoding.




\* as you see these some types of the encoding methods with its description :-


#### Line Encoding for Data Transmission:-

How to represent the data over a protocol or a wire :-

- ✓ Ex: (Non return to Zero "NRZL") encoding method.
  - At logic (1)  $\rightarrow$  +ve (voltage)
  - At logic (0)  $\rightarrow$  -ve (voltage)



Code name	Alternate name	Complete name	Description
NRZ(L)	NRZL	Non-return-to-zero level	Appears as raw binary bits without any coding. Typically binary 1 maps to logic-level high, and binary 0 maps to logic-level low. Inverse logic mapping is also a type of NRZ(L) code.
NRZ(I)	NRZI	Non return-to-zero inverted	Refers to either an NRZ(M) or NRZ(S) code. Ex: RS-232
NRZ(M)	NRZM	Non return-to-zero mark	Serializer mapping (0: constant, 1: toggle)
NRZ(S)	NRZS	Non return-to-zero space	Deserializer mapping (0: toggle, 1: constant)
NRZ(C)	NRZC	Non return-to-zero change	
<a href="https://en.wikipedia.org/wiki/Non-return-to-zero">https://en.wikipedia.org/wiki/Non-return-to-zero</a>			




note

If you want to connect the Microcontroller with the Computer, the Microcontroller understands a line encoding & the Computer understands another line encoding so you need a converter to translate the line encoding of the Computer to the line encoding of the Microcontroller.

#### Line Encoding for data transmission (NRZI Encoding Method):-

Valid signals are either in the range of +3 to +15 (0) volts or the range -3 to -15 (1) volts with respect to the "Common Ground" (GND) pin; consequently, the range between -3 to +3 volts is not a valid RS-232 level.



**UART : Universal Asynchronous Receiver / Transmitter**

**USART : Universal synchronous / Asynchronous Receiver / Transmitter**

**What's the Main difference between**

**UART : it supports Asynchronous Communication only.**

**USART : it supports synchronous / Asynchronous Communication.**

**Some characteristics about UART / USART**

→ **UART / USART is hardware defined Communication Protocol because it has no specifications, document, references like I2C or CAN ... etc.**

→ **is just a circuit or module inside the Microcontroller or a subset of any device to support only the Serial Communication between the devices.**

**note**

**The circuit of UART / USART you can configure it if this circuit is inside the MCU only, you can configure the speed or the data size.**

**note**

**If the circuit of UART / USART is inside a subset of any device can't be programmable you can't configure it because it's already configured by the speed & the data length. The specifications of the UART & USART Modules at the Microcontroller.**




\* → If the MC has UART Module :

\* it supports only Asynchronous functionality.

This Means

\* we need to define frame formats & baud rate "speed" & it has no clock



where :

Full Duplex Communication

Rx : receiver DT : sending Data

Tx : transmitter Ck : sending clock

\* → If the MC has USART Module :

it supports the synchronous & asynchronous functionality together.

\* Asynchronous : is explained above ☺↑

\* Synchronous :

This Means :

\* we need the clock & the Master slave Mechanism




\* as you see one Data channel between the two devices & both devices can't receive or transmire together at the same time because I have just one channel for the Data

\* as you see Device "1" can work as Tx / Rx but is not the same time & Device "2" too so this means half duplex communication

\* you will follow the Master slave Mechanizem to set the Master Device that will generate the clock  $\square \square \square$  & set the slave Device.

→ USART characteristics "Asynchronous Mode" UART  
the transmission here is done by one of devices that is Master or slave gets the Data from the Data bus of the Microcontroller & save this data in a register & send this data bit by bit over the serial wire to another devices.



Note


You have to set the baud rate between the two devices to avoid the Data loss.



note

Asynchronous Mode UART is single Master single slave why? because I don't have a clock channel to generate a clock to choose which device I want to speak with it.

Just the Data channels



The frame of Asynchronous Mode UART "Packet"

any UART Module Must have at his frame

1- Start bit : to start the transmission.

2- Data Frame: it has the bits of Data.

3- Parity Bit: is optional is to check if the Data of the Data Frame is transmitted correctly or it has some losses.

4- Stop bits : to stop the transmission.

## UART Data Frame Format (Data Transmission): Start Bit

In UART, the mode of transmission is in the form of a packet "Frame".


A packet "Frame" consists of a start bit, data bits, parity bit, and stop bits.

Start Bit (1 bit)	Data Frame (5 to 9 Data Bits)	Parity Bits (0 to 1 bit)	Stop Bits (1 to 2 bits)
----------------------	----------------------------------	-----------------------------	----------------------------

The UART data transmission line is normally held at a high voltage level when it's not transmitting data (idle). To start the transfer of data, the transmitting UART pulls the transmission line from high to low for one (1) clock cycle.

When the receiving UART detects the high to low voltage transition, it begins reading the bits in the data frame at the frequency of the baud rate.

Start Bit (1 bit)	Data Frame (5 to 9 Data Bits)	Parity Bits (0 to 1 bit)	Stop Bits (1 to 2 bits)
----------------------	----------------------------------	-----------------------------	----------------------------

note

1 baud = 1 bit transferred per second

as you see : the start bit is 1 bit & the Data Frame is from 5 to 9 Data bits of the Frame & Parity bit is 0 to 1 bit & 0 means maybe is not existed finally the stop bits is from 1 to 2 bits.

Explaining the elements of the frame

\* Line Idle status : when there's no communication between the two devices.

**note** the idle status at the UART is high

Idle has 5V → logic "1"

### \* the start bit:

is considered as a flag to start the transmission.

is low has 0V → logic "0"

Idle | start bit | **note** the frame is high at the first this the Idle status to start the transmission send low bit

### \* the Data Frame

the range of bits at this frame from 5 to 9 bits  
but notice:

→ if the Data size 5 ~ 8 bits this means I have the Parity bit.

→ if the Data size is 9 bits this means I don't have the Parity bit.

**note**

the sender & receiver devices must align to the size of Data field

\* Must be the same number of bits

\* if they are not the same this will make issue ✗.

how I want to send 'A' char. How will be presented on the frame?


'A' → ASCII Code = 65 → 01000001




H'SB      LSB

### Different Data Frames


5 bits Data Frame



6 bits Data Frame



8 bits Data Frame



Note the two devices must know the shape of the frame what it is.

\* what's the types of Data loss Problems:

- Electromagnetic Radiation.
- Mismatched baud rate for the devices.
- long distance data transmission.

here the role of the Parity bit comes to check if there's a Data corruption or not

\* the Parity bit

There's two types of the Parity  
even Parity & odd Parity

the even Parity:


the Data frame is considered as a group of zeros & ones the Parity bit counts the number of ones at the Data frame if this number is even the Parity bit will have "0" if this number is odd the Parity bit will have "1"


no. of ones



the odd Parity:

Opposite the even Parity the Parity bit counts the number of ones at the data frame if this number is even the Parity bit will have "1" if this number is odd the Parity bit will have "0"






How to know if the data is sent True or False by the Parity bit?


Let's suppose that the frame is even Parity

\* Tx will send the Data to Rx but before the Tx send the Data it will calculate the Parity of data & send it to the Rx, at the Rx the Parity of the data will be calculated too, if the Parity at Tx equals the Parity at Rx this means the Data is True #

if the Parity of Tx is not equalled to the Parity at the Rx this means the data is False #



True Data



False Data

changed  
by some  
noise



If you have noise at the bits you can't know if the Data is True or False



So the Parity bit is too weak for checking the Data always we don't use it.

### \* Stop bits:

are always after the Parity bits, have 5V, logic "1", are high, they are to end the transmission frame.

Rx

### UART transmission steps over frame



This is the UART Frame

## USART Module at the Data sheet Pic18F48C

### 18.0 ENHANCED UNIVERSAL SYNCHRONOUS RECEIVER TRANSMITTER (EUSART)

The Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module is one of the two serial I/O modules. (Generally, the USART is also known as a Serial Communications Interface or SCI.) The EUSART can be configured as a full-duplex asynchronous system that can communicate with peripheral devices, such as CRT terminals and personal computers. It can also be configured as a half-duplex synchronous system that can communicate with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs, etc.

The Enhanced USART module implements additional features, including automatic baud rate detection and calibration, automatic wake-up on Sync Break reception and 12-bit Break character transmit. These make it ideally suited for use in Local Interconnect Network bus (LIN bus) systems.

The EUSART can be configured in the following modes:

- Asynchronous (full duplex) with:
  - Auto-wake-up on character reception
  - Auto-baud calibration
  - 12-bit Break character transmission
- Synchronous - Master (half duplex) with selectable clock polarity
- Synchronous - Slave (half duplex) with selectable clock polarity

The pins of the enhanced USART are multiplexed with PORTC. In order to configure RC6/TXICK and RC7/RXD1 as a USART:

- SPEN bit (RCSTA<sub>7</sub>) must be set (= 1)
- TRISC<sub>7</sub> bit must be set (= 1) Init USART
- TRISC<sub>6</sub> bit must be set (= 1)

Note: The EUSART control will automatically reconfigure the pin from input to output as needed.

The operation of the Enhanced USART module is controlled through three registers:

- Transmit Status and Control (TXSTA)
- Receive Status and Control (RCSTA)
- Baud Rate Control (BAUDCON)

These are detailed on the following pages in Register 18-1, Register 18-2 and Register 18-3, respectively.

these are the Pins that Configure the Module.

the Modes that the Module is Operated at

Some Information about the Module.

these are the Control Registers of the Module.

note

the UART Module is Considered as Tx & Rx & Baud rate.

→ the BRG "baud rate generator"

### 18.1 Baud Rate Generator (BRG)

The BRG is a dedicated 8-bit or 16-bit generator that supports both the Asynchronous and Synchronous modes of the EUSART. By default, the BRG operates in 8-bit mode, setting the BRG16 bit (BAUDCON<3>) selects 16-bit mode.

The SPBRGH:SPBRG register pair controls the period of a free-running timer. In Asynchronous mode, bits, BRG16 (TXSTA<2>) and BRG16 (BAUDCON<3>) also control the baud rate. In Synchronous mode, BRGH is ignored. Table 18-1 shows the formula for computation of the baud rate for different EUSART modes which only apply in Master mode (internally generated clock).

Given the desired baud rate and Fosc, the nearest integer value for the SPBRGH:SPBRG registers can be calculated using the formulas in Table 18-1. From this, the error in baud rate can be determined. An example calculation is shown in Example 18-1. Typical baud rates and error values for the various Asynchronous modes are shown in Table 18-2. It may be advantageous to use the high baud rate (BRGH = 1) or the 16-bit BRG to reduce the baud rate error, or achieve a slow baud rate for a fast oscillator frequency.

Writing any value (even the same value) to the SPBRGH:SPBRG registers immediately reloads the BRG timer. This may corrupt a transmission or reception already in progress. This ensures the BRG does not wait for a timer overflow before outputting the new baud rate.

#### 18.1.1 OPERATION IN POWER-MANAGED MODES

The device clock is used to generate the desired baud rate. When one of the power-managed modes is entered, the new clock source may be operating at a different frequency. This may require an adjustment to the value in the SPBRG register pair.

#### 18.1.2 SAMPLING

The data on the RX pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RX pin when SYNC is clear or when BRG16 and BRGH are both not set. The data on the RX pin is sampled once when SYNC is set or when BRGH16 and BRGH are both set.

→ the information about the baud rate is used for the shift register to send the data bit by bit with the clock that is generated by the baud rate

\* there are two Registers to write the desire baud rate inside it SPBRGH : SPBRG.

\* there are three main bits to configure the properties of the baud rate & choose the equation to calculate the desire baud rate value to write it at SPBRGH : SPBRG registers.

- SYNC :: to set synchronous & asynchronous mode
- BRG16 :: select H & L Register or L Register only.
- BRGH :: Asynchronous Mode High & low speed.

TABLE 18-1: BAUD RATE FORMULAS

Configuration Bits			BRG/EUSART Mode	Baud Rate Formula
SYNC	BRG16	BRGH		
0	0	0	8-bit/Asynchronous	Fosc/[64 (n + 1)]
0	0	1	8-bit/Asynchronous	
0	1	0	16-bit/Asynchronous	
0	1	1	16-bit/Asynchronous	
1	0	x	8-bit/Synchronous	
1	1	x	16-bit/Synchronous	

Legend: x = Don't care, n = value of SPBRGH:SPBRG register pair

#### EXAMPLE 18-1: CALCULATING BAUD RATE ERROR

For a device with Fosc of 16 MHz, desired baud rate of 9600, Asynchronous mode, 8-bit BRG.

Desired Baud Rate = Fosc/[64 ((SPBRGH:SPBRG) + 1)]

Solving for SPBRGH:SPBRG:

$$\begin{aligned} X &= ((Fosc \text{ Desired Baud Rate})/64) - 1 \\ &= ((16000000/9600)/64) - 1 \\ &= [25.042] - 1 \\ &= 25 \end{aligned}$$

Calculated Baud Rate = 16000000/(64 (25 - 1))

Error = (Calculated Baud Rate - Desired Baud Rate) / Desired Baud Rate

$$= (9615 - 9600) / 9600 = 0.16\%$$

X :: Is the value that will be written at the register

→ this equation to calculate the desire baud rate value & the percentage error of this value.

→ The Data sheet provides some desire baud rate values with different mode & different internal frequency Fosc

BAUD RATE (K)	SYNC = 0, BRGH = 0, BRG16 = 0								
	Fosc = 4.000 MHz		Fosc = 20.000 MHz		Fosc = 10.000 MHz		Fosc = 8.000 MHz		
Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	
0.3	—	—	—	—	—	—	—	—	
1.2	—	—	1.221	1.73	255	1.202	0.16	129	
2.4	2.441	1.73	255	2.401	0.16	129	2.403	0.16	51
9.6	9.615	0.16	64	9.766	1.73	31	9.615	0.16	12
19.2	19.531	1.73	31	19.531	1.73	7	—	—	—
57.6	56.818	-1.36	10	62.500	8.51	4	56.818	-1.36	2
115.2	125.000	8.51	4	101.167	0.58	2	78.125	-32.18	1

→ according to the Data sheet this table

SYNC = 0 Asynchronous

BRGH = 0 low speed

BRG16 = 0 8 bit register

Supports : Asynchronous

Mode low speed 8 bit

register SPBRG register

only

BAUD RATE (K)	SYNC = 0, BRGH = 0, BRG16 = 0								
	Fosc = 4.000 MHz		Fosc = 2.000 MHz		Fosc = 1.000 MHz		Fosc = 8.000 MHz		
Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	
0.3	0.300	0.16	207	0.300	-0.16	103	0.300	-0.16	51
1.2	1.202	0.16	51	1.201	-0.16	25	1.201	-0.16	12
2.4	2.404	0.16	25	2.403	-0.16	12	—	—	—
9.6	9.829	-0.99	6	—	—	—	—	—	—
19.2	20.833	8.51	2	—	—	—	—	—	—
57.6	62.500	8.51	0	—	—	—	—	—	—
115.2	62.500	-45.75	0	—	—	—	—	—	—

SYNC = 0 Asynchronous

BRGH = 1 high speed

BRG16 = 0 8 bit register

Supports : Asynchronous

Mode high speed 8 bit

register SPBRG

register only

BAUD RATE (K)	SYNC = 0, BRGH = 1, BRG16 = 0								
	Fosc = 4.000 MHz		Fosc = 20.000 MHz		Fosc = 10.000 MHz		Fosc = 8.000 MHz		
Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	
0.3	—	—	—	—	—	—	—	—	
1.2	—	—	—	—	—	—	—	—	
2.4	—	—	—	—	—	—	—	—	
9.6	9.765	1.73	255	9.615	0.16	129	9.615	0.16	51
19.2	19.231	0.16	129	19.231	0.16	64	19.531	1.73	31
57.6	56.810	0.94	42	56.818	-1.36	21	56.818	-1.36	10
115.2	113.636	-1.36	21	113.636	-1.36	10	125.000	8.51	4

BAUD RATE (K)	SYNC = 0, BRGH = 1, BRG16 = 0								
	Fosc = 4.000 MHz		Fosc = 2.000 MHz		Fosc = 1.000 MHz		Fosc = 8.000 MHz		
Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	
0.3	—	—	—	—	—	—	—	—	
1.2	1.202	0.16	207	1.201	-0.16	103	1.201	-0.16	51
2.4	2.404	0.16	103	2.403	-0.16	51	2.403	-0.16	25
9.6	9.615	0.16	25	9.615	-0.16	12	—	—	—
19.2	19.231	0.16	12	—	—	—	—	—	—
57.6	62.500	8.51	3	—	—	—	—	—	—
115.2	125.000	8.51	1	—	—	—	—	—	—

→ SYNC = 0 Asynchronous

BRGH = 0 low speed

BRG16 = 1 16 bit register

here

SPBRGH : SPBRG  
register together.

BAUD RATE (K)	SYNC = 0, BRGH = 0, BRG16 = 1								
	Fosc = 4.000 MHz		Fosc = 20.000 MHz		Fosc = 10.000 MHz		Fosc = 8.000 MHz		
Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	
0.3	0.300	0.00	832	0.300	0.02	4165	0.300	0.02	2082
1.2	1.200	0.02	2082	1.200	-0.03	520	1.201	-0.16	5
2.4	2.402	0.06	1040	2.404	0.16	259	2.403	-0.16	7
9.6	9.615	0.16	259	9.615	0.16	129	9.615	0.16	1
19.2	19.231	0.16	129	19.231	0.16	64	19.230	-0.16	5
57.6	56.810	0.94	42	56.818	-1.36	21	55.555	3.55	1
115.2	113.636	-1.36	21	113.636	-1.36	10	125.000	8.51	4

BAUD RATE (K)	SYNC = 0, BRGH = 0, BRG16 = 1								
	Fosc = 4.000 MHz		Fosc = 2.000 MHz		Fosc = 1.000 MHz		Fosc = 8.000 MHz		
Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	
0.3	0.300	0.04	832	0.300	0.15	415	0.300	-0.16	207
1.2	1.202	0.16	207	1.201	-0.16	103	1.201	-0.16	51
2.4	2.404	0.16	103	2.403	0.16	51	2.403	-0.16	25
9.6	9.615	0.16	25	9.615	0.16	12	—	—	—
19.2	19.231	0.16	12	—	—	—	—	—	—
57.6	62.500	8.51	3	—	—	—	—	—	—
115.2	125.000	8.51	1	—	—	—	—	—	—

SYNC = 0 Asynchronous

BRG16 = 1 16 bit register

BRGH = 1 high speed

oh

SYNC = 1 synchronous

BRGH = X

BRG16 = 1 16 bit register

BAUD RATE (K)	Fosc = 40.000 MHz			Fosc = 20.000 MHz			Fosc = 10.000 MHz			Fosc = 8.000 MHz		
	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)
0.3	0.300	0.00	3332	0.300	0.00	1665	0.300	0.00	832	0.300	-0.01	135
1.2	1.200	0.00	832	1.200	0.02	4165	1.200	0.02	2082	1.200	-0.04	155
2.4	2.400	-0.02	4165	2.400	0.02	2082	2.402	0.06	1040	2.400	-0.04	12
9.6	9.606	0.06	1040	9.596	-0.03	520	9.615	0.16	259	9.615	-0.16	7
19.2	19.193	-0.03	520	19.231	0.16	259	19.231	0.16	129	19.230	-0.16	3
57.6	57.803	0.35	172	57.471	-0.22	86	58.140	0.94	42	57.142	0.79	1
115.2	114.943	-0.22	86	116.279	0.91	42	113.636	-1.36	21	117.647	-2.12	0

BAUD RATE (K)	SYNC = 0, BRGH = 1, BRG16 = 1 or SYNC = 1, BRG16 = 1			Fosc = 4.000 MHz			Fosc = 2.000 MHz			Fosc = 1.000 MHz		
	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)
0.3	0.300	0.01	3332	0.300	-0.04	1665	0.300	-0.04	832	—	—	—
1.2	1.200	0.04	832	1.201	-0.15	4165	1.201	-0.16	2082	—	—	—
2.4	2.404	0.16	4165	2.403	-0.15	207	2.403	-0.16	103	—	—	—
9.6	9.615	0.16	103	9.615	-0.15	51	9.615	-0.16	25	—	—	—
19.2	19.231	0.16	51	19.230	-0.15	25	19.230	-0.16	12	—	—	—
57.6	58.824	2.12	16	55.555	3.55	8	—	—	—	—	—	—
115.2	111.111	-3.55	8	—	—	—	—	—	—	—	—	—

TABLE 18-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR


Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Value on page
TXSTA	CSRC	TX9	TXEN	SYNC	SENB	BRGH	TRMT	TX9D	51
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	51
BAUDCON	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	—	WUE	ABDEN	51
SPBRGH	EUSART Baud Rate Generator Register High Byte							—	51
SPBRG	EUSART Baud Rate Generator Register Low Byte							—	51

Legend: — = unimplemented, read as 0. Shaded cells are not used by the BRG.

\* these the registers that is related to the baud Rate Generator

## Asynchronous Mode Transmitter

### The block diagram Asynchronous Mode Transmitter



\* the Data register will take the Data from the Data bus & store it inside & Pass it to the shift Register.

note

= you will know that the Data register has no data & is empty after it Passed the Data to the shift register b TxIF flag.

note

= the BRG is responsible for generating the clock to move the Data from the shift register to Tx Pin bit by bit.

**note**

= Msb(8) May be is consider a Data bit or the Parity bit it will work as a Data bit if you configure that your Frame is 9 bits Data Frame.

**note**

= There's no hardware circuit inside the UART Module to calculate the Parity you will calculate it by yourself.

**note**

= The Data Register will not take Data from the Data bus till the stop bit has been transmitted.

**note**

= TRMT : is to say if the Data has been transmitted or not & the shift register is empty how this bit is Read only.


REGISTER 18-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER							
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-1	R/W-0
CSRC	TX9	TXEN0	SYNC	SENB	ERGH	TRMT	TX90
bit 7							bit 0
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, / n = Value at POR 1 = Bit is set 0 = Bit is cleared x = Bit is unknown							
bit 7	CSRC: Clock Source Select bit Asynchronous mode Don't care. Synchronous mode. 1 = Master mode (clock generated internally from BRG) 0 = Slave mode (clock from external source)						
bit 6	TX9: 9-Bit Transmit Enable bit 1 = Selects 9-bit transmission 0 = Selects 8-bit transmission						
bit 5	TXEN: Transmit Enable bit! 1 = Transmit enabled 0 = Transmit disabled						
bit 4	SYNC: USART Mode Select bit 1 = Synchronous mode 0 = Asynchronous mode						
bit 3	SENDB: Send Break Character bit Asynchronous mode. 1 = Send Sync Break on next transmission (cleared by hardware upon completion) 0 = Sync Break transmission completed						204/812
bit 2	BRGH: High Baud Rate Select bit Asynchronous mode. 1 = High speed 0 = Low speed						
bit 1	Synchronous mode. Unused in this mode						
bit 0	TRMT: Transmit Shift Register Status bit 1 = TSR empty 0 = TSR full						
Note: 1: SREN/CREN overrides TXEN in Sync mode.							



This Register is to Control the Configuration of the USART Transmit Mode.

## → Asynchronous Mode Receiver

### the block diagram of Asynchronous Mode Receiver



the Data is received to the Rx Pin at the Microcontroller after that checking if you set the serial Port enable or not by SPEN bit after that the data will go into Data Recovery which makes the baud rate is fast if Multiplies BR \* 16 after that the Data will be formed at the Shift Register & the Frame.

### Shift Register

#### Note:

- OERR: Over Run error: if the SR is over flow
- FERP: Framing error: if there's an error at Frame
- CREN: is a bit to control to reset the receiver mode: enable receiver or disable receiver.

a Pict that the data will go into the Data Register then over the Data bus of the MC.

REGISTER 18: USART RECEIVE STATUS AND CONTROL REGISTER							
R/W	R/W	R/W	R/W	R/W	R	R	R
SPEN	RXB	SREN	CREN	ADDEN	FERR	DERR	RXS
bit17							
Legend: R = Readable bit W = Writable bit -n = Value at POR 1 = Bit is set 0 = Bit is cleared x = Bit is unknown							
bit 7	SPEN: Serial Port Enable bit 1 = Serial port enabled (configures RXD1 and TXCK pins as serial port pins) 0 = Serial port disabled (held in Reset)	RXB: 9-Bit Receive Enable bit 1 = Selects 9-bit reception 0 = Selects 8-bit reception	SREN: Single Receive Enable bit Asynchronous mode: Don't care. Synchronous mode - Master: 1 = Enables single receive 0 = Disables single receive This bit is cleared after reception is complete. Synchronous mode - Slave: Don't care.	CREN: Continuous Receive Enable bit Asynchronous mode: 1 = Enables receiver 0 = Disables receiver Synchronous mode: 1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN) 0 = Disables continuous receive	ADDEN: Address Detect Enable bit Asynchronous mode 9-Bit (RX9=1): 1 = Enables address detection, enables interrupt and loads the receive buffer when RSR<8> is 1 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit Asynchronous mode 8-Bit (RX9=0): Don't care.	FERR: Framing Error bit 1 = Framing error (can be cleared by reading RCREG register and receiving next valid byte) 0 = No framing error	DERR: Overrun Error bit 1 = Overrun error (can be cleared by clearing bit CREN) 0 = No overrun error
bit 6							
bit 5							
bit 4							
bit 3							
bit 2							
bit 1							
bit 0							

→ This is the Receive Control Register to Configure all the Intel Pinning to the Receiver Mode.

REGISTER 18-3: BAUDCON: BAUD RATE CONTROL REGISTER								
R/W	R	R/W	R/W	R/W	U	R/W	R/W	10
ABDOVF	RCKEL	RXDTP	TCKRP	BRG16	-	WUE	ABDE	
<b>Legend:</b>								
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as 0						
n = Value at POR	1 = Bit is set	0 = Bit is cleared			x = Bit is unknown			
bit 7	ABDOVF: Auto-Baud Acquisition Rollover Status bit							
	1 = A BRG rollover has occurred during Auto-Baud Rate Detect mode (must be cleared in software)							
	0 = No BRG rollover has occurred							
bit 6	RCDI: Receive Operation Idle Status bit							
	1 = Receive operation is idle							
	0 = Receive operation is active							
bit 5	RXDTP: Received Data Polarity Select bit (Asynchronous mode only)							
	Asynchronous mode:							
	1 = RX data is inverted							
	0 = RX data received is not inverted							
bit 4	TCKRP: Clock and Data Polarity Select bit							
	Asynchronous mode:							
	1 = Idle state for transmit (TX) is a low level							
	0 = Idle state for transmit (TX) is a high level							
	Synchronous mode:							
	1 = Idle state for clock (CK) is a high level							
	0 = Idle state for clock (CK) is a low level							
bit 3	BRG16: 16-Bit Baud Rate Register Enable bit							
	1 = 16-bit Baud Rate Generator - SPBRGH and SPBRGL							
	0 = 8-bit Baud Rate Generator - SPBRG only (Compatible mode). SPBRGH value ignored							
bit 2	Unimplemented: Read as 0							
bit 1	WUE: Wake-up Enable bit							
	Asynchronous mode:							
	1 = USART will continue to sample the RX pin - interrupt generated on falling edge, bit cleared in hardware on following rising edge							
	0 = RX pin not monitored or rising edge detected							
	Synchronous mode:							
	Unused in this mode.							
bit 0	ABDEN: Auto-Baud Detect Enable bit							
	Asynchronous mode:							
	1 = Enable baud rate measurement on the next character. Requires reception of a Sync field (T=H).							
	0 = Baud rate measurement disabled or completed							
	Synchronous mode:							
	Unused in this mode.							

This register is used to control with the baud rate configurations.


## Serial Peripheral Interface "SPI"

### SPI Specifications :

- Developed by Motorola 1980s.
- Synchronous Serial Communication Protocol.
- Master-Slave topology.
- Used for short distance communication.
- Between MCUs & Memory that are on the system on chip :-

- May be it works at full & half Duplex Modes
- \* Single Master single slave
- \* Single Master Multi slave
- \* Multi Master This depends on the type of MCU ex STM32 F407 MC.

Note: The Master provides the communication clock SCL & CLK.



## SPI APPLICATIONS

→ MCUs Communications.

→ SD Cards.

→ External EEPROM.

→ I/O expanded Modules.

→ wireless Communication Modules.

How SPI works as full & half duplex Modes?

there are SPI supports 4 Pins & other

Supports 3 Pins.

**SPI 4 Pins :** MOSI MISO SCLK SS

→ MOSI : Master output slave Input:

data going from Master to slave

→ MISO : Master Input slave Output:

data going from slave to Master

→ SCLK : serial clock : it's generated by the Master

SS or CS : slave select or chip select

the Master is limiting through which slave device will speak with it.

Note

as you see this figure is 4 Pins


SPI the Master has "Tx & Rx" & the

slaves have "Tx & Rx" so the 4 Pins

SPI is **full duplex Mode**.

the disadvantage of 4 Pins SPI

takes More Pins : because the number of ss Pins at the Master will be increased if the number of the slaves Devices increases because each slave Device will take a Pin from the Master to the Master can speak with the slave Devices



\* **note**  $\overline{ss}$  this means active low.  $T=0$


**SPI 3 Pins** I/O sck ss

→ **I/O** : Is Data Pin works as "Rx & Tx"  
Can't be receiving & transmitting at the same time.

→ **sck** : Is clock Pin its generated by the Master Device.

→ **ss** : slave select Pin : is to select which slave Device the Master will speak with it.

**note**



as you see at the 3 Pins SPI there's just one line for the Data & one line from the clock by the Master so 3 Pins SPI is half Duplex Mode.

**note**

the Master Can't Transmit & Receive at the same time & the slave Device too.

**the Advantage & Disadvantage of SPI**

→ GPTO Push-Pull Configurations : **Advantage**  
↳ there's no standard set of speeds defined for the SPI.

Is high speed Protocol dependent Fosc 10Mbs ~ 20 Mbs - 50Mbs this means SPI Module has a direct line to the Fosc.



- Higher throughput : has no frame overhead of bits like stop & start bits.
  - lower Power requirements than I<sub>2</sub>C Protocol
  - simple hardware design than USART & I<sub>2</sub>C
  - the disadvantage ..
  - no flow control, Master & slave must determine the communication speed.
- the Master transmits the Data with high speed & the slave can't receive the Data with this high speed . the slave can't say to the Master decrease the speed this is the meaning of no flow control.

Note


The flow control of the SPI is made manually if you need it.

### SPI Connection Types

### full Duplex

- Direct Connection


each Pin of the Master is connected to another at the slave



single master single slave

- Direct Connection single Master Multi slave

The Master will send "0" logic at the CS of the target slave & the others will send for them "1" logic.




full Duplex

## → Quasi Bidirectional half duplex

3 Pins SPI #

note


The resistance that over the Data line is to avoid the short



Circuit if the Master & slave send Data at the same time to don't burn the SPI Module Inside the Microcontroller.

## → Unidirectional Mode "Simplex Mode"

The Tx is always Tx → Master Transmitter & the Rx is always Receiver.




note

Tx → Master & Rx → slave  
for ever # simplex mode

SS Pin is a GPIO Pin of the MC send over it "0" logic if you want to speak with the slave Device.


This way of the Connection is Single Master Multi slaves with SPI debugger note



the debugger acts as the slave to see the transferring of the Data.

Double Click

## What's the star Topologies Connection



Devices & the Master Control in everything to the slave Devices.


Note

At the SPI star Topologies Connection each slave Mc could be has different configurations about the others slave Mc. & the Master when wants to speak with any slave device must send for it the suitable Clock according to the configurations of the slave Device.

\* slave nodes can have different clocks & different data formats.



\* according to that the slaves can have different configurations.

## What's the Circular Topology Connection




Note

each Device of the Daisy chain Topology has an Address. the Master send the Address of the target slave after that send the Data



**note** let's suppose that the Master wants to send Data to the last slave Device at the Connection the Master will send the package where the package is the slave Address & the Data this package will go to the slave Device 1, the first slave Device at the Connection to the second to the third ..... till reach to the last slave Device at the Connection



**note** Common ss/cs signal for all nodes the Communications occurs at the same time.

- note** \* Master "MOSI" Connected to slave, "MISO"
- \* Slave, "MOSI" Connected to slave2 "MISO"
- \* Slave2 "MOSI" Connected to Master "MISO"
- \* Master clock line Connected to all slave SCKs
- \* Master ss "only one ss from the Master" Connected to all slaves SSs.

**note**

The Daisy chain topology of the Circular topology SPI is so slow for transmitting the Data so is not recommended to use it very slow.




## Multi-Master Topology

is MCU specific

Ex: STM32F4

by default the two devices are at the slave mode.



**Note:** If the node needs to communicate, the node switch itself to active Master to control the bus.

→ responsible of clock generation & slave selection & start communication session.

It depends on the switching between the two devices but first the two devices go to the slave mode first.


**Note:**

SS Pin: used as Input to detect potential bus collisions → indicating start of communication.

**Note:**

The Master node returns to the slave mode at the end of communication.

## SPI block diagram



**Note:**

any serial communication module must have shift register & internal clock

**Note:**

the buffer

Register is the Data Register



- \* → the serial Input buffer register "Data Register" will take the Data from the Data bus after that download it at the shift register.
- after that check ss Pin "0" logic low.
- with each clock to the shift register the register will shift the Data bit by bit.
- after that the slave Device receive the sent byte & save it at its shift register of the SPI Module.
- after the shift Register of the slave Device receive the completed byte if will rise a flag & save this byte of Data at serial Input buffer "the Data Register of SPI slave Device".


**note**

the same too if the slave Device will send to the Master Device.

**note**

as you see at the block diagram of SPI Module the SPI shift register of Device "1" is connected to the shift register of Device "2" there's exchanged Data between the two Devices.


this figure shows How the Data are transferred from the Master to the slave & the slave to the Master look at what's doing with each clock between the two shift registers.





what's the clock Polarity ... it's the clock at the Idle state ... is defined as what's the state of the clock line when there's no data transfer. The answer is low or high?

the idle state of the clock line is configured low or high as you want by the Data sheet of the Micro Controller.

- The Clock Polarity : Define the polarity of the clock signal during the idle state
- What is the state of the clock line when there is no data transfer ?
- High or Low ?



**PIC18F48K20** : CKP : Clock Polarity select bit  
**Micro Controller** 1 = Idle high level 0 = Idle low level  
 what's the effect of determining the clock Polarity select? the effect will be on the first leading edge & second trailing edge after the idle state.



This figure shows the low & high assume that Idle state "low".  
 → the first leading edge = rising edge.  
 → the second trailing edge = falling edge.  
 Idle state "high".  
 → the first leading edge = falling edge.  
 → the second trailing edge = rising edge.



\* the clock Phase : is the shape of the clock. "idle clock Jitters"

note the clock Polarity & clock Phase together determine : when the data be latched at the data line

note the clock Phase determine the location that I want to transmit for it

note

and SPI Module has 2 important bit Clock Polarity & clock Phase

note

the clock Phase determine when I will send the Data.

Pic18 f46k20 MC Data sheet

CkP : Clock Polarity select bit

1 = idle state clock high level

0 = idle state clock low level

CkE : SPI clock select bit

1 = Transmit occurs on transition from active to idle clock.

0 = Transmit occurs on transition from Idle to active clock state.

From these two bit I have

4 Modes of transmitting the Data

→ low idle transmit from active to idle

→ low idle transmit from idle to active

→ high idle transmit from active to idle

→ high idle transmit from idle to active

note active is high if the idle low & active is low if the idle high



\* here the idle is low & Tx from active H to Idle & idle is low

so the Tx from High to low

\* here the idle is low & Tx from the Idle to active high & idle is low

so the Tx from low to high

\* here the idle is high & Tx from the active L to H idle & idle is high

so Tx from the low to high


\* here the idle is high & Tx from the Idle to active L & the idle is high

so the Tx from high to low

The clock polarity & phase together determine when will the data be latched on the data line.

- 1) Clock Idle is "Low" and transmitting occurs on transition from active "H" to Idle "L" clock state.


SSPCON1 <CKP : Bit-4> = 0 & SSPSTAT <CKE : Bit-6> = 1



The clock polarity & phase together determine when will the data be latched on the data line.

- 2) Clock Idle is "Low" and transmitting occurs on transition from idle "L" to active "H" clock state.


SSPCON1 <CKP : Bit-4> = 0 & SSPSTAT <CKE : Bit-6> = 0



The clock polarity & phase together determine when will the data be latched on the data line.

- 3) Clock Idle is "High" and transmitting occurs on transition from active "L" to Idle "H" clock state.


SSPCON1 <CKP : Bit-4> = 1 & SSPSTAT <CKE : Bit-6> = 1



The clock polarity & phase together determine when will the data be latched on the data line.

- 4) Clock Idle is "High" and transmitting occurs on transition from idle "H" to active "L" clock state.


SSPCON1 <CKP : Bit-4> = 1 & SSPSTAT <CKE : Bit-6> = 0



## SPI of receiving

To receive Data from the Master to slave or slave to Master there's a bit responsible for take a sample at the start of the debiased clock from the Master it's called Sampling bit

## Reading the Data



SSPSTAT

SMP: Sample bit

SPI Master mode:

↑ = Input data sampled at end of data output time

0 = Input data sampled at middle of data output time

SPI Slave mode:

SMP must be cleared when SPI is used in Slave mode.

\* Reading the Data at the Middle of Data output time.

Reading the Data at the end of Data output time


note

it's recommended to take the sample at the Middle of Data output time

note

sample : Read Data.


setup : write Data.



## I<sub>2</sub>C or I<sub>IC</sub> "Intel Integrated Circuit"

### I<sub>2</sub>C characteristics:

- serial Protocol :: one Data wire :: send bits by bit
- Half duplex - Bidirectional



$\equiv$  I<sub>2</sub>C is half Duplex Communication because I have just one channel for the Data & other for the clock ..

when

- \* the Master transmits Data the slaves can't transmit anything and opposite.
- \* the Master receives Data the slaves can't receive anything and opposite.

→ I<sub>2</sub>C is 2 wire bus: synchronous

\* SDA :: serial Data Protocol

\* SCL :: serial clock. I<sub>2</sub>C

→ I<sub>2</sub>C is synchronous Protocol

→ Byte oriented "8 bits" send byte each


→ used to make the time

Communication on the same PCB: so is

used for the short Distance.

→ I<sub>2</sub>C is Master slave Protocol

- Master generates the clock at data transmission.
- Master terminates the clock when no data transmits.




How the Devices at the I2C Protocol speak each other without Select Pin to speak with a Specific Device?

- each Device at the I2C bus has specific Address the Address Maybe:
  - \* Fixed Address : Pot the sensor ... ect.
  - \* Addressable Address : Pot the MCUs is Software Addressable "unique Address" Can't be repeated #..

Note

each Device on the I2C bus must have unique Address.


- Master can work as a Master Transmitter or Master receiver. Master Tx/Rx.
- I2C supports "Multi Master" :- any Device can generate the clock is considered as Master Device. is considered as a slave Device if it can't generate the clock to send or receive the Data.



Note and protocol supports Multi Master  
there are two important things must  
you know:

### \* Collision Detection

lets suppose that we have two Masters  
at the I2C bus & each Master will  
send Data at the same time This will  
**Make Data Collision**



Note  
I2C Protocol  
at the Multi  
Master Case  
Supports you  
Collision Detection

\* tells you if there's Data Collision or not ← →

### \* Bus Arbitration → Bus Jitter

lets suppose that both Masters want to  
send Data to different slave.

$M_1 \rightarrow S_1$  &  $M_2 \rightarrow S_2$  & there's just one  
wire for the Data:

each slave Device has Priority specific  
Address the slave that is high Priority  
Address it will receive the Data from its  
Master & other Master will be neglected.

### Speed Transferring Data by I2C

I2C supports Multiple speeds


### → I2C Bidirectional bus speeds

Note Bidirectional bus Means the Devices  
that are over the bus can act as Tx/Rx

1. Standard Mode. SM up to 100 kbit/sec
  2. Fast Mode. FM up to 400 kbit/sec
  3. Fast Mode Plus. F+ up to 1 Mbit/sec
  4. High Speed Mode. HSM up to 3.4 Mbit/sec
- I<sub>2</sub>C unidirectional bus speed
1. Ultra Fast Mode U-FM up to 5 Mbit/sec
- note

= unidirectional bus means that the Master will act as Tx & slaves Rx or the Master acts as Rx & slaves Tx forever

### I<sub>2</sub>C Bidirectional Bus Speed



- supports Multi Master.

### I<sub>2</sub>C unidirectional Bus Speed



- doesn't support Multi Master option

note

= all devices on the bus must have the same speed. ↗ I<sub>2</sub>C bus

note

at Multi Master option I<sub>2</sub>C I have:

- Collision Detection: Data clashed
- Bus Arbitration: which Master send or receive
- Clock Synchronization: for the clock generation

at no Multi Master option I<sub>2</sub>C

I just have the clock synchronization only

note


the pins of I<sub>2</sub>C bus "SDA-SCL" must be open drain or open collector output drivers.

what's the different between the open drain & Push Pull :-

note



each Pin at the MC has hardware implementation.

This is  
the Pin  
of the  
MC



note

the hardware Pin.  
Implementation may be  
MosFET transistor or  
BJT transistor.



### Push Pull Configurations

Firstly Consider the typical CMOS "inverting" output stage CMOS :- Complementary Metal Oxide Semiconductor.

Inverting Means :-  $V_{in} = 0 \rightarrow V_{out} = 1$  &  $V_{in} = 1 \rightarrow V_{out} = 0$

If the Input is logic high

the PMos is off

the NMos is on

$V_{in} = 1 \rightarrow$  Inverting  $\rightarrow V_{out} = 0$

because the  $V_{out}$  is connected to the ground

If the Input is logic low

the PMos is on

the NMos is off

$V_{in} = 0 \rightarrow$  Inverting  $\rightarrow V_{out} = 1$



because the  $V_{out}$  is connected to the  $V_{DD}$

note

SDA & SCL Pins Must be open drain

note


at the Push Pull the Pin has PMos & NMos



why SDA & SCL Pins Must be open drain.

if we use the Push Pull:

note



at this case maybe happening damage for the devices at the I<sub>2</sub>C Bus.

note


If you use the Push Pull this means you use the unidirectional I<sub>2</sub>C Bus & use the ultra fast mode speed & you just have one Master Device.

note

If you use the open drain this means you use the bidirectional I<sub>2</sub>C Bus & use the speeds like: SM - FM - FFM - HSM & support Multi Master.



Open drain configurations:

Pin is driven by a single transistor which pulls the Pin to only one voltage "5V, Ground"



note

at this figure the voltage may be logic one or Ground.



## Open Drain Configurations

→ the PMos Transistor has been replaced by a resistor external to the Microcontroller.

If the Vin is logic high

the NMos will active &

Vout will connected to the Ground

& the Pin will have logic "0".

If the Vin is logic low

the NMos will deactivate & Vout will connected to the VDD & the Pin will have logic "1".

Note


The role of the resistor is to control in the value of current that will be on the Pin I/O.

Note


We don't have internal Pull up resistance at PIC18F46K20 Microcontroller so we make it is external on the Pin if we need it.

How the current pass at the Push Pull & the Open drain.

### Open drain



### Push Pull



Here the NMos of just one device will be active & other is inactive.

Here the devices may be damaged if the Vin of one of these devices gets a fault logic.

Here three important implications اهمية المضمنات of the open drain bus

- the default logic on the pin always is high at the idle state.
- there is no communication between the devices over the bus.

if the slave devices has no received data it will read logic high.

Note


when  $V_{in} = 0$  the NMOS will be Deactive  
when  $V_{in} = 1$  the NMOS will be Active

But

when  $V_{in} = 0$  the  $V_{out} = 1$

when  $V_{in} = 1$  the  $V_{out} = 0$

this is hot logic so I will use the Inverter to make the function of the open drain is more logic



Inverter Gate


b) the And writing feature:

as we know all devices at the I<sub>2</sub>C bus are connected at the two wires:

the Data bus & clock bus when connect SCL with SCL, this makes And output Device Device for the two Devices.

look at to this figure to know

→ here two Masters at the I<sub>2</sub>C bus each one has I<sub>2</sub>C Module & both are connected together at the SCL line & makes output like goes to the slaves devices #.



If you have MC<sub>1</sub> you will get P<sub>3</sub>

note

the And wiring support to me the clock synchronization & clock stretching I<sub>2</sub>C feature.

→ you can select different voltages are connected to the devices that are over the I<sub>2</sub>C bus make  $V_{DD} = 5V$  or  $V_{DD} = 3.33V$

or you can use the Bi-directional logic level

Converter → 5V → Bi-D Conv → 3.3V

I<sub>2</sub>C start & stop condition

note

the only device can send the start & stop condition is just the Master Device.

**start condition**

there's Data is sent on the bus.

**stop condition**

there's no Data is sent on the bus.

note


the start & stop condition are associated by

the SCL & SDA lines.

الخطوة

note and Data is transmitted on the I<sup>2</sup>C bus must start with start condition & end with end condition.

\* as you see → this figure



**start condition:** the transition from high to low at the Data line while the clock line is high.

↳ SDA

↳ SCL

**stop condition:** the transition from low to high at the Data line while the clock line is high.

↳ SDA

↳ SCL

note the I<sup>2</sup>C bus is considered to be busy after the start condition.

note

it's recommended at the Multi Master Case to don't break the communication between the devices by the stop condition but you make the repeated start condition #.

note

If you have just one Master you can send the stop condition & send the start condition one more time.


note

the repeated start condition is similar to the start condition. "same specifications"

note


the I<sup>2</sup>C bus will be free after the stop condition.

How the Devices at the I<sub>2</sub>C bus know if the Master send the start or stop Condition each Device has I<sub>2</sub>C Module & inside the I<sub>2</sub>C Module there's IC is responsible for Detect the start & stop Condition.



what will you do if the Device don't support the start & stop Condition? you will Make it by the software by take sample at the transition at the Data line & clock line.

However, microcontrollers with no such interface have to sample the SDA line at least twice per clock period to sense the transition.



## Acknowledge bit

### Note

I<sub>2</sub>C is byte oriented Mechanism this means send the Data bit by bit & the first bit is sent is the MSB till reach to the LSB.

### The Acknowledge bit

this bit says if the byte of Data has been sent successfully or not. so the sent byte is Considered as: byte of Data + Ack bit

Data is transferred with the Most Significant Bit (MSB) first

Ex. "A" → 01000001 → 65 → 0x41

Ex. "Ahmed" → 01000001 01101000 01101101 01100101 01100100




look at this

example

1 byte

each character of those is Considered as 8 bits of the Data the next bit is Ack #.

## SDA & SCL logic levels :



\* as you see the SDA & SCL generate group of Pulses  
Pulses are high & Pulses are low.

\* here the Question ..

what's the Value of high Pulse & the Value of low Pulse in the Voltage ? this its called Data & clock lines logic levels #

Note as we know that there are different

Devices are connected at the I2C bus & each device it works with different  $V_{DD}$  & this Due to the different technology of devices like Devices have : CMOS - NMOS - Bipolar according to the technology of the device the  $V_{DD}$  of the device may be 5V or 3.33V according to the device is CMOS - NMOS - Bipolar.

## the Input Reference levels

How much of the  $V_{DD}$  "Value" %  $V_{DD}$

Ex → Pressed → Pin =  $V_{DD}$



unPressed → Pin = 0

\* as a Micro controller there's a different definition for the high & low value.

→ Voltage Input low = 30%  $V_{DD}$  = 0.3  $V_{DD}$ .

→ Voltage Input high = 70%  $V_{DD}$  = 0.7  $V_{DD}$ .

So the range of the logic levels as you see ..

3.5 → 5V → logic high . this if the

1.5 → 3.5V → floating logic .  $V_{DD} = 5V$

1.5 → 0V → logic low .

If the  $V_{DD}$  = 3.33 V

$2.3 \rightarrow 3.33\text{V} \rightarrow$  logic high.


$0.99 \rightarrow 2.3\text{V} \rightarrow$  floating logic.

$0.99 \rightarrow 0\text{V} \rightarrow$  logic low.

Note

Maybe the Devices at the I<sub>2</sub>C bus have different Voltage Input low & high.

How will we connect these Devices at the I<sub>2</sub>C bus with different Voltage Input low & high  $V_{DD}$ ?



Device "A" sends high Pulse to Device "B"

$\hookrightarrow V_{DD} = 3.3\text{V}$

high range :  $2.3 \rightarrow 3.3$


$\hookrightarrow V_{DD} = 5\text{V}$

float range :

as you see the high range for  $1.5 : 3.5$ .

Device "A" is considered as float range to the Device "B" so the Device "B" will not understand the high Pulse by the Device "A".

So we Must use the Bi-directional logic level



Voltage Input low = 30%  $V_{DD}$


Voltage Input high = 70%  $V_{DD}$

for the Microcontroller Pin Input.

## the Data Validity

→ the Data on the SDA line Must be stable during the high Period of the clock

→ the high or low state of the data line can only change when the clock signal on the SCL line is low . as you see the following figure



- Data is stable at SCL is high.
- Data change at SCL is low.

## the Acknowledge


let's suppose that the Master will send Data "byte" to the slave the Master will send 8 bits of Data & bit<sub>9</sub> will be for the ACK bit when the slave receives the Data byte from the Master the slave will send the ACK to the Master to tell the Master if the Data has been received successfully or not .

note

after each sent byte there's ACK.

note


the Master allows to the slave the ACK bit to the slave tells the Master if the Data was sent successfully or not . the Master generates all clock Pulses including the ACK bit at the clock line .




- \* as you see the figure the Master will generate the clock at SCL for 8 bits of Data & the bits is for ACK at the clock line to the slave after that the slave will send at the Data line the result of the ACK clock to the Master & the result may be logic high or logic low.
- \* what's the difference between the Acknowledge & Not Acknowledge ..

the Acknowledge :



the Master will generates the clock of 8bits & the bit 9 for ACK at SCL during the bit 9 ACK at SCL the Master will send logic "1" at the SDA



- \* at the Ack the Master send logic high ↗ at the Data line "SDA"
- \* if the slave received the Data successfully will send logic "0" at the SDA line at Ack bit 9



the slave will send "0" logic if the Data is sent successfully & the Master send "1" logic & the I<sub>2</sub>C bus is And wiring so the final result is "0" logic




the final result of the Ack

### Note

May be the slave is slow to receive the Data so it holds the SDA line low until it receives the complete byte of Data. In normal the slave will send high Ack but if the slave sends low Ack will make **clock stretching**. What's the **clock stretching**?

The clock stretching is made by the slave. The slave will apply "0" logic at the SDA line till receives the Data completely. So if the Master send clock at SCL will be "0" because the I<sub>2</sub>C bus is And wiring.



## the Not Acknowledge :


the same thing at the ACK the Master will send 8 bits clock at SCL & bit 9 is Not Ack & the Master will apply logic high at SDA if the slave can't receive the Data will send the NACK as

white logic high at SDA line & the I<sub>2</sub>C bus is And wirting so the result will be logic high at SDA line.

The Not Acknowledge signal is defined as follows:

a) When SDA remains HIGH during this ninth clock pulse, this is defined as the Not Acknowledge signal.

b) The master can then generate either a STOP condition to abort the transfer, or send a repeated START condition to start a new transfer.



## the NACK reasons :


→ The Master sends an Address of a slave Device is not existed at the I<sub>2</sub>C bus.

→ the Master sends Data to the slave & the slave is busy for performing a specific task like ISR so the slave can't receive the Data.

→ The Master sends Data is not understood to the slave Device.

→ the Master sends Data to the slave & the slave doesn't want to receive Data from the Master.

→ the Master doesn't want to receive Data from the slave.



note

the receiver whatever is Master or slave that is responsible for generating the ACK.

the slave Addressing:

the Master who wants to speak with a slave device it will send firstly the Address of the slave device after that it will send the Data at the bus.

note

the I<sub>2</sub>C bus has some slave devices & each slave device has unique address.

there are two slave Addressing schemes

are made by NXP Company which made the I<sub>2</sub>C bus. the schemes are 7-bit & 10-bit Addressing


note

the difference is in the size of the slave address.

note NXP Company made 10-bit Addressing scheme to increase the number of the slave devices to able to get more slaves at the I<sub>2</sub>C bus.

7-bit Addressing scheme

the Master will send the start condition after that the Control byte.

note

white → R/W = 0  
Read → R/W = 1

This is determined by the Master Devices.

Q. If we have 7 bit Address range that means that we have  $2^7 = 128$  Address?

Ans: No, because we have reserved Addresses at the I<sub>2</sub>C bus.

Example of these [Reserved Addresses] → Will be discussed soon

Slave Address	R/W Bit	Description
000 0000	0	General call address
000 0000	1	START byte
000 0001	X	CBUS address
000 0010	X	Reserved for different bus format
000 0011	X	Reserved for future purposes
000 01XX	X	HS-mode master code
111 10XX	X	10-bit slave addressing
111 11XX	X	Reserved for future purposes

Note From the reserved Addresses is the 10 bit slave Addressing


### 10 bit slave Addressing scheme

111 10 XX ↗ bit 1:0 Maybe have zero or one fixed value for the 10 bit Addressing

Note

it Possible for the I<sub>2</sub>C bus has slaves work with 7 bit & 10 bit Address at the same project there's no problem.

How the 10 bit Address is sent at the I<sub>2</sub>C bus




Q. If we have 10 bit Address range that means that we have  $2^{10} = 1024$  Address?

Ans: No, because we have reserved Addresses at the I<sub>2</sub>C bus too.

Clock stretch


is rather than the NACK indication. the receiver send logic low at SCL line.



How the clock stretching works?

If you have at the I2C bus a slave Device can't receive the Data from the Master because the slave Device is busy for execute a specific task it will make a clock stretching rather than send NACK as an indication to stop the Master sending the Data till the slave Device finishes its task the slave Device will send logic low at the clock line SCL so even the Master generates a clock it will be not understood because the slave device is applying logic low.

the Clock stretching between the Master and slave



Note there are some slave Devices doesn't support the clock stretching so when the Master send for them Data they will send NACK what's the solution?

you will the speed of the Master with the speed of these Devices #.

### The clock synchronization & bus Arbitration

these two concepts must be existed at any Protocol supports the Multi Master. like I<sub>2</sub>C

note

→ If I have just one Master at the bus so I don't need the clock synchronization & bus Arbitration.

note

the clock synchronization is performed using the wired AND connection of I<sub>2</sub>C bus to the clock line SCL.




ex let's suppose that we have two Masters at the I<sub>2</sub>C bus & slave Device like the external EEPROM & each Master wants to write Data inside the EEPROM & each Master has generated the clock at the same time.

how I have two clock at the clock line Master<sub>1</sub> clock & Master<sub>2</sub> clock so I need to make a Clock synchronization to the two Master & the slave Device "the external EEPROM".

note

the clock synchronization makes standard General Clock for the Master Devices at the I<sub>2</sub>C bus its mix of the high & low clock Period of Master Devices.

**Example ①** I have two Masters of the I<sub>2</sub>C bus & each one generates the clock at the same time & both Masters have the same speed clock generation :- As you see the




total SCL is

the same at Master<sub>1</sub> CkL & Master<sub>2</sub> CkL because Master<sub>1</sub> CkL = Master<sub>2</sub> CkL & I<sub>2</sub>C bus is And wiring so the clock synchronization

is the same at the total SCL. every thing is the same SC & low & high clock Period

**Example ②** I have two Masters of the I<sub>2</sub>C bus & each one generates the clock but not at the same time :- the clock is not at the same time




→ Master 1 generates the clock at  $T_1$  & Master 2 generates the clock at  $T_2$  the time is difference for the two Masters.

→ Master 2 has time delay about Master 1 so there is an internal counter at Master 2 counts the time from the logic high till the transition to the logic low at the clock generation of Master 2 Device is  $\Delta T$  where  $\Delta T = T_2 - T_1$ .

→ how Master 1 generates clock high & Master 2 still generating logic low so the Master 1 clock will go in the wait state Mode till Master 2 generates clock high.

→ how Master 1 generated biggest clock high Period & Master 2 generated biggest clock low Period so after this sequence of Periods the CPU will make the clock synchronization by low & high Period of Master 2 clock CLK

→ how Master 2 knew when the Master 1 will generate the clock by calculating the  $\Delta T$




note the clock synchronization improves the clock at the clock line SCL.

note the bus Arbitration determines which Master will send or receive the Data.

### The Bus Arbitration

If there are two Master Devices want to send Data at the same time on the Data line SDA the Bus Arbitration Feature that determines which Master Device will send the Data.


example ..



→ each Master Device will generate Data Pulse & will go to the Data line to see if the Pulse Data that the Master Device has generated is the same at the Data line SDA or not.

the Master that doesn't find its Data Pals on the Data line it will lose the bus as you see at the up figure Master1 lose the bus.

note the Master that lose the bus will work till the other Master send the completed Data after that the lost Master can send its Data at the Data line SDA



look at this figure you will find :

two Master Devices want to send Data.

which one will send the Data?

all of them send the Address of the slave Device

firstly a Pkt that determines if the Master

Read or write by R/w bit & send the Ack

bit a Pkt that each Device is Master will

send the Data bit by bit & will see if

the generated bit of Data by the Master

is the same at total SDA Data line , the

Master that send Data & will not find the

same Data at the Data line will lose the

Bus & will send the Data after the winner


Master Device sends the Completed Data.

note

at this figure Master 1 is winner & Master 2 is lost the bus.

This is the Bus Arbitration

## The Communication Processing between the Master & Slave Device at the I2C bus



look at the steps of the I2C bus transmission :-

here the Master Device wants to speak with slave Device

- 1- the Master will send the start Condition.
- 2- the Master will send the Address of the target slave Device that the Master wants to speak with it .
- 3- the Master will send R/w bit to determine if the Master wants to Read or write from or in the target slave Device .
  - \*  $R/w = 0$  : Master needs to send Data to the slave .
  - \*  $R/w = 1$  : Master needs to receive Data from the slave .
- 4- the Master will send Ack bit & the slave or the Rx Device will reply if it received the Address or not at the Data line SDA .
  - \* Ack → low : Rx has received the Address successfully .
  - \* Ack → high : Rx has not received the Address .
- 5- after that the Master will send the 8 bit of Data
- 6- the Master send the Ack bit to make sure if the slave Device has received the Data or not .
- 7- Finally the Master will send the Stop Condition to end the Communication between the Master & Slave Device of Tx & Rx .

Note

the Master & slave may be Tx & Rx .

note

the slave Address May be 7 bit or 10 bit.


note

the Master Device May be send Repeated Start Condition if it wants to send another Data to the same slave or another slave or even receive rather than the stop condition to avoid losing the I2C bus by the Master.


let's see some examples to see the I2C frame.

- █ From Master to Slave      A → Acknowledge
- █ From slave to Master       $\bar{A}$  → Not Acknowledge
- S → Repeated start Condition      S → start Condition
- P → Stop Condition

\* Master is Tx & slave is Rx




\* Master is Rx & slave is Tx

note

the target of repeated start condition to avoid losing the I2C bus by the Master at Multi Master Case.

Slave 10 bit Address


\* Master is Tx & slave is Rx




The fixed Value is all the slave Devices that have of 10 bit slave Address - es will send it

note  $A_2$  is sent by the target slave because it's determined by the Part 2 of 10 bit Slave Address,  $b_7 \rightarrow b_0$ , Slave Address, & then  $A$  &  $A/\bar{A}$  bit.


note the slave Device knows that the Master wants to speak with it after the Part 2 of the slave Address before this Part all the slave Devices at the bus that has the same  $b_9$  &  $b_8$  from the slave Address Value will be ready to receive the Data from the Master.



as you see slave<sub>1</sub> & slave<sub>3</sub> has the same Address Value for  $b_9$  &  $b_8$  that are sent by the Master so slave<sub>2</sub> & slave<sub>4</sub> are not important & the Master will send the Part 2 of the slave Address Value  $b_7 \dots b_0$ .



\* the Master wants to read Data from the slave Device.



the Master will write because it wants to send the slave Address firstly

at this moment the target slave knew that the Master wants to access it

note of 10 bit slave Address

A<sub>1</sub> & A<sub>2</sub> & A<sub>3</sub> are made by the slave

because the Master still sending the Address of target slave firstly.

note

the Master sends st because after it accesses the slave it wants to read the Data from it.

note

A/A is made by the Master because it is the Rx at this moment.

### I2C Reserved Addresses :

→ General Call Address

Slave Address = 0000000 & R/w bit = 0


\* This Address will go to all the slave Devices

at the I2C bus "slave Address + R/w bit"

if any slave Device is interested with this byte will generate Ack bit at the Data line. & others that are not interested will send NACK.

→ General Call Address

→ second byte



note it's so important to know the value of LSB of the second byte. "B"

when LSB "B = 0" at the second byte after the General Call Address.

If I have slave Device with an Address & I want to make to change this Address with another Address if this Mode is supported at the slave Device I will send after the General Call Address this Value 0bh

0bh → Rest & write Programmable Part of slave Address by the hardware "soft reset"

General Call Address                          "0bh"

S	0	0	0	0	0	0	0	A	0	0	0	0	0	1	1	0	A	P
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

04h → write Programmable Part of slave Address

by the hardware "no soft reset"

→ just change the Address of the slave #

General Call Address                          "04h"

S	0	0	0	0	0	0	0	A	0	0	0	0	0	1	0	0	A	P
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

00h → this code is not allowed to be used as the second byte


→ start byte Address :

slave Address = 0000000 & R/W bit = 1

\* This Address is for the Micro controllers that has no I2C bus interface inside it So it use this Address & some software to support this Micro controller with the I2C interface bus.

note

the MC is just a monitor to the I2C bus to see if there's a start condition or not.




### Note

The Master MC supports the I2C bus module inside it so it will make all the specification of the I2C bus & maybe other functions like latch off & off load make an interrupt etc & the Slave Microcontroller doesn't support the I2C module inside it so it just will check if the Master sends to it start I2C byte or not if like the Polling Interrupt Processing & this will be just the function of the slave Microcontroller to operate the slave at the I2C mode.

### → Device ID Address

Slave Address = 1111 11xx & R/w bit = x

This Address is used to connect the Master Device with another slave Device sensor of MC at the I2C bus



note the ID Device is divided into 3-byte  
head only 24 bits

12 bit : Manufacture name ex: NXP

Manufacturer bits												Company
11	10	9	8	7	6	5	4	3	2	1	0	NXP Semiconductors
0	0	0	0	0	0	0	0	0	0	0	0	NXP Semiconductors (reserved)
0	0	0	0	0	0	0	0	0	0	0	1	NXP Semiconductors (reserved)
0	0	0	0	0	0	0	0	0	0	1	0	NXP Semiconductors (reserved)
0	0	0	0	0	0	0	0	0	0	1	1	NXP Semiconductors (reserved)
0	0	0	0	0	0	0	0	0	1	0	0	Ramtron International
0	0	0	0	0	0	0	0	0	1	0	1	Analog Devices
0	0	0	0	0	0	0	0	0	1	1	0	STMicroelectronics
0	0	0	0	0	0	0	0	0	1	1	1	ON Semiconductor
0	0	0	0	0	0	0	0	1	0	0	0	Sprintek Corporation
0	0	0	0	0	0	0	0	1	0	0	1	ESPROS Photonics AG
0	0	0	0	0	0	0	0	1	0	1	0	Fujitsu Semiconductor
0	0	0	0	0	0	0	0	1	0	1	1	Flir
0	0	0	0	0	0	0	0	1	1	0	0	O2Micro
0	0	0	0	0	0	0	0	1	1	0	1	Atmel

9 bit: Part identification is like the serial number ex: PCA9698

3 bit: die revision ex: Rev X

I<sup>2</sup>C bus at Data sheet Pic 18 p 46 k 20

→ is existed at the MSSP is considered as Master.

Synchronous Serial Port has SPI Mode & I<sup>2</sup>C Mode

I<sup>2</sup>C Mode

→ I can make my Microcontroller to work as Master or slave Mode → by "General Address Call"


→ Multi Master Mode. Master - Multi Master - Slave.

MSSP Control Register..

SSPSTAT & SSPCON1 & SSPCON2 are operated at the Mode SPI or I<sup>2</sup>C.

## I<sup>2</sup>C Data sheet information

- Out MicroController May be is Master or Slave if the MCU is slave Must send the General Call Address SUPPORT.
- at the Multi Master Mode Provides Interrupts on start & stop bits in HW to determine if the bus is free or hot.
- where
  - S : start bit.
  - P : stop bit.



- I<sup>2</sup>C MicroController is operated just is free at the standard mode → speed up to 100 kbit/sec
- supports 7bit & 10 bit slave Address
- Two Pins are used for data transfer
  - \* serial clock SCL RC3 / SCK / SCL
  - \* serial Data SDA RC4 / SDI / SDA

### Note

according to you will send or receive data you will change the direction of the pin during the bus time.

### MSSP I<sup>2</sup>C Registers overall:

- SSPCON1 → Control
- SSPCON2 → Control
- SSPSTAT → Control & status
- Serial Receiver / Transmit buffer Register SSPBUF
- MSSP Shift register SSRSR → hot directly accessible
- MSSP Address register SSPADD

Note hot directly accessible means has no Address at the MicroController.

## the block diagram of the I<sup>2</sup>C Module


→ SSPSR reg : is the shift register of the Data is used to store the Data bit by bit at the receiving Case & the Data will be written as overall at the transmitting Case & it will send the Data bit by bit at the Dataline SDA "RC4".

### note

with each clock on the SSPSR reg the Master will receive bit by bit of send bit by bit & the source of the clock is SCL "RC3".

## Receive Data operation at the shift register


MSSP Shift Register (SSPSR) - Not directly accessible



at the **LSB** & the first bit will be shifted to left till reach to the **MSB** when the first received bit is at the **MSB** this means the shift register is completed so the value of the shift register at this moment will be stored at the **SSPBuF reg**.


MSSP Shift Register (SSPSR) - Not directly Accessible

\* Receive Data Operations using Data Register + Shift Register



ALADIB

FIGURE 17-7: MSSP BLOCK DIAGRAM (I<sup>2</sup>C™ MODE)



→ with each **clk** the shift register will receive bit by bit & the first bit will be stored at the **LSB** & the next bit will be stored

note

The SSPSR & SSPBuF together create a **double-buffered receiver**



the Double buffered is I have old Data at the SSPBUF Register & still receive Data at the SSPSR Register I have old Data & I receive new Data.

note

at the receiving Mode when the shift register is completed there's a flag is set it's called **SSPIF** :: 1. receiving is complete 0. waiting to receive.

when SSPIF flag has "1" the Data at the shift register will be at the buffer Register from here I can read the Data from SSPBUF.



**Transmit Data operation of the shift register**



→ the Data that I want to transmit if is ready at the shift register with each CLK ⚡ the shift register will send the Data bit by bit at

the Data line SDA from the MSB to the LSB.

note when the shift register send the bit that is existed at the MSB will make shift left to other bit at the register till send all byte of Data at the Data line.



note

SSPBUF is not double buffered :: this means the Data is written at the SSPBUF will beat the SSPSR directly.

ALAAID

الخطوة

note the SSPBUF Register takes or gives the Data from or to the Data bus at the Device.

→ Master Address Register "SSP ADD reg" at the slave Mode. This register has the Slave Device address.



How the slave Device knows that the Master wants to speak with it slave Address the Master Device .

when it wants to speak with target slave Device **Firstly** it will send the Address of the slave Device at the Data like SDA this Address will be stored

at the shift register of the slave Device & the slave Device has its Address is stored at the slave Address register the **Match Detect** block will


Compare the Address that is existed at the shift register with the Address that is existed at the slave Address register when the two Addresses are equalled the **Addt Match flag** will be set at this Moment the slave Device has known that the Master Device wants to speak with it .

note the **Match Detect** compare at shift register from bit1 to bit7 because bit0 is for the R/w bit & at slave Address reg from bit0 to bit6 & bit7 is not important.



by the Master  
↳ stored slave Address inside the Address Register at the slave Device.

note the function of the start and stop bit detect bit block is to Detect if there's stop or start Conditions of the I<sub>2</sub>C bus as you see at the figure is Connected to the Pins that's Pete of Data & Clock.



→ MSSP Address Register "SSPADD reg" at the Master Mode: this register will act as the Baud Rate Generator reload Value.

→ The speed of Data that's Peteing "Clock"

note the Value is SSPADD <8:0> 7bit only.

**Master Mode**

SSPADD register is used to decide or generate the clocks to the SCL pin

TABLE 17-3 PCF8574 CLOCK RATE (F<sub>osc</sub>)


F <sub>osc</sub>	F <sub>osc</sub> × 2	F <sub>osc</sub> × 4	ERS Value	F <sub>SCL</sub> (1/Million of Hz)
12.5KHz	25.0KHz	50.0KHz	100	100MHz
25.0KHz	50.0KHz	100.0KHz	50	50MHz
50.0KHz	100.0KHz	200.0KHz	25	25MHz
100.0KHz	200.0KHz	400.0KHz	12.5	12.5MHz
200.0KHz	400.0KHz	800.0KHz	6.25	6.25MHz
400.0KHz	800.0KHz	1.6MHz	3.125	3.125MHz
800.0KHz	1.6MHz	3.2MHz	1.5625	1.5625MHz
1.6MHz	3.2MHz	6.4MHz	0.78125	0.78125MHz
3.2MHz	6.4MHz	12.8MHz	0.390625	0.390625MHz
6.4MHz	12.8MHz	25.6MHz	0.1953125	0.1953125MHz
12.8MHz	25.6MHz	51.2MHz	0.09765625	0.09765625MHz

$$\text{Clock} = \text{Fosc} / 4 \times (\text{SSPADDH})$$

↳ the equation of the clock

clock speed value

↳ this table to select the clock speed at the Master Mode I<sub>2</sub>C Module.




note → I<sub>2</sub>C Firmware Controlled Master Mode

↳ Master Mode functionality by SW.

→ I<sub>2</sub>C Master Mode, Clock = F<sub>osc</sub> / 4 × (SSPADDH)

↳ Master Mode functionality by HW.

note the Pull up resistors must be at the I<sub>2</sub>C bus to operate the module



الجهة  
الجهة

AL-HADID