


The Kepler GK110 GPU

Performance

Efficiency

Programmability



Kepler GK110 Block Diagram

Architecture

- 7.1B Transistors
- 15 SMX units
- > 1 TFLOP FP64
- 1.5 MB L2 Cache
- 384-bit GDDR5



Kepler GK110 SMX vs Fermi SM





SMX																			
								Ins	structi	on Cad	che								
Warp Scheduler Warp Scheduler Warp Scheduler Warp Scheduler																			
Dispatch Unit Dispatch Unit				Dispatch Unit Dispatch Unit				Dis	Dispatch Unit Dispatch Unit			Dispatch Unit Dispatch Unit			Unit				
+ +			+ +					+		-+		+ +			=				
Register File (65,536 x 32-bit)																			
			DP Unit				DP Unit	LD/ST	SFU	-	-	2	DP Unit	-		-	DD Heit	LD/ST	2511
Core	Core	Core	DP UIIIL	Core	Core	Core	DF OIII	LUIST	SFU	Core	Core	Core	DP UIII	Core	Core	Core	DF OIII	LU/51	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Interconnect Network 64 KB Shared Memory / L1 Cache																			
48 KB Read-Only Cache																			
Tex			Tex			Tex		Tex			Tex		Tex		Tex			Tex	
Tex			Tex			Tex		Tex		Tex			Tex		Tex			Tex	

SMX Balance of Resources

Resource	Kepler GK110 vs Fermi
Floating point throughput	2-3x
Max Blocks per SMX	2x
Max Threads per SMX	1.3x
Register File Bandwidth	2x
Register File Capacity	2x
Shared Memory Bandwidth	2x
Shared Memory Capacity	1x

New ISA Encoding: 255 Registers per Thread

- Fermi limit: 63 registers per thread
 - A common Fermi performance limiter
 - Leads to excessive spilling
- Kepler: Up to 255 registers per thread
 - Especially helpful for FP64 apps
 - Spills are eliminated with extra registers

New High-Performance SMX Instructions

SHFL (shuffle) -- Intra-warp data exchange

ATOM -- Broader functionality, Faster


Compiler-generated, high performance instructions:

- □ bit shift
- □ bit rotate
- ☐ fp32 division
- ☐ read-only cache

New Instruction: SHFL

Data exchange between threads within a warp

- Avoids use of shared memory
- One 32-bit value per exchange
- 4 variants:



SHFL Example: Warp Prefix-Sum

```
global void shfl_prefix_sum(int *data)
                                                                    3
                                                                                        3
                                                                                             9
                                                                                   6
 int id = threadIdx.x;
 int value = data[id];
                                               n = shfl up(value, 1)
 int lane id = threadIdx.x & warpSize;
                                                        value += n
                                                                    3
                                                                        11
                                                                             10
                                                                                             12
                                                                                                  10
                                                                                   8
                                                                                        9
 // Now accumulate in log2(32) steps
                                               n = \__shfl_up(value, 2)
 for(int i=1; i<=width; i*=2) {
        int n = __shfl_up(value, i);
                                                        value += n
                                                                        11
                                                                             13
                                                                                  19
                                                                                        19
                                                                                             20
                                                                                                  19
                                                                                                       17
        if(lane id >= i)
                  value += n;
                                               n = shfl up(value, 4)
                                                        value += n
                                                                        11
                                                                             13
                                                                                  19
                                                                                             31
                                                                                                  32
                                                                                                       36
     Write out our result
  data[id] = value;
```

ATOM instruction enhancements

Added int64 functions to match existing int32


Atom Op	int32	int64
add	Х	X
cas	X	X
exch	X	X
min/max	X	$\left(\mathbf{X} \right)$
and/or/xor	X	X

- **2** − **10**x performance gains
 - Shorter processing pipeline
 - More atomic processors
 - Slowest 10x faster
 - Fastest 2x faster

High Speed Atomics Enable New Uses

Atomics are now fast enough to use within inner loops

Example: Data reduction (sum of all values)




Without Atomics

- 1. Divide input data array into N sections
- 2. Launch N blocks, each reduces one section
- 3. Output is N values
- 4. Second launch of N threads, reduces outputs to single value

High Speed Atomics Enable New Uses

Atomics are now fast enough to use within inner loops

Example: Data reduction (sum of all values)



With Atomics

- 1. Divide input data array into N sections
- 2. Launch N blocks, each reduces one section
- 3. Write output directly via atomic. No need for second kernel launch.


Texture performance

Texture :

- Provides hardware accelerated filtered sampling of data (1D, 2D, 3D)
- Read-only data cache holds fetched samples
- Backed up by the L2 cache


SMX vs Fermi SM :

- 4x filter ops per clock
- 4x cache capacity



Texture Cache Unlocked

- Added a new path for compute
 - Avoids the texture unit
 - Allows a global address to be fetched and cached
 - Eliminates texture setup
- Why use it?
 - Separate pipeline from shared/L1
 - Highest miss bandwidth
 - Flexible, e.g. unaligned accesses
- Managed automatically by compiler
 - "const __restrict__" indicates eligibility



const __restrict__ Example

- Annotate eligible kernel parameters with const __restrict___
- Compiler will automatically map loads to use read-only data cache path

Kepler GK110 Memory System Highlights

- Efficient memory controller for GDDR5
 - Peak memory clocks achievable
- More L2
 - Double bandwidth
 - Double size
- More efficient DRAM ECC Implementation
 - DRAM ECC lookup overhead reduced by 66% (average, from a set of application traces)


Optimizing for Kepler

Fermi code runs on Kepler as is


▶ Better results – recompile code for Kepler

Best performance - tune code for Kepler







Kernel launches




Kernel launches




Kernel launches




Kernel launches




Kernel launches



Kernel launches




Kernel launches




Kernel launches

- within the same stream are in-order
- In different streams can be concurrent




Kernel launches

- within the same stream are in-order
- In different streams can be concurrent




Kernel launches


- within the same stream are in-order
- In different streams can be concurrent





Kernel launches


- within the same stream are in-order
- In different streams can be concurrent



















Fermi Concurrency



Fermi allows 16-way concurrency

- Up to 16 grids can run at once
- But CUDA streams multiplex into a single queue
- Overlap only at stream edges


Kepler Improved Concurrency




Kepler allows 32-way concurrency

- One work queue per stream
- Concurrency at full-stream level
- No inter-stream dependencies

Grid Management Unit






Hyper-Q Enables Efficient Scheduling

Grid management unit can select most appropriate grid from 32 streams

Improves scheduling of concurrently executed grids

Particularly interesting for MPI applications







Multicore CPU only



Multicore CPU only




GPU Accelerated MPI Application




Multicore CPU only

GPU accelerated CPU


GPU Accelerated Strong Scaling



GPU Accelerated Strong Scaling



Example: Hyper-Q/Proxy for CP2K



How to use Hyper-Q

No application modifications necessary


Proxy process between user processes and GPU

Enabled via environment variable export CRAY_CUDA_PROXY=1

Don't Forget Large-Scale Behavior


- Profile in realistic environment
 - Get profile at scale
 - Tau, Scalasca, VampirTrace+Vampir, Craypat, ...






- Fix messaging problems first!
 - GPUs will accelerate your compute, amplify messaging problems
 - Will also help CPU-only code

Grid Management Unit





Improving Programmability

Library Calls from Kernels


Simplify CPU/GPU Divide

Batching to Help Fill GPU

Dynamic Load Balancing

Data-Dependent Execution

Recursive Parallel Algorithms




What is Dynamic Parallelism?

The ability to launch new grids from the GPU

- Dynamically
- Simultaneously
- Independently




What Does It Mean?




Dynamic Work Generation


Fixed Grid



Statically assign conservative worst-case grid



Dynamically assign performance where accuracy is required




Dynamic Grid

Batched & Nested Parallelism

CPU-Controlled Work Batching

- CPU programs limited by single point of control
- Can run at most 10s of threads
- CPU is fully consumed with controlling launches




Multiple LU-Decomposition, Pre-Kepler

Batched & Nested Parallelism

Batching via Dynamic Parallelism

- Move top-level loops to GPU
- Run thousands of independent tasks
- Release CPU for other work



Batched LU-Decomposition, Kepler

CUDA Dynamic Parallelism

Kernel launches grids

Identical syntax as host

CUDA runtime function in cudadevrt library

Enabled via nvcc flag
-rdc=true

```
__global__ void childKernel()
{
  printf("Hello %d", threadIdx.x);
}
```


```
__global__ void parentKernel()
{
    childKernel<<<1,10>>>();
    cudaDeviceSynchronize();
    printf("World!\n");
}
```

```
int main(int argc, char *argv[])
{
  parentKernel<<<1,1>>>();
  cudaDeviceSynchronize();
  return 0;
}
```


Compile Trajectory

Separation of host and device code

- Device code translates into devicespecific binary (.cubin) or device independent assembly (.ptx)
- Device code embedded in host object data



CUDA 5 Introduces Device Code Linker



Device Linker Invocation

Introduction of an optional link step for device code

```
nvcc -arch=sm_20 -dc a.cu b.cu
nvcc -arch=sm_20 -dlink a.o b.o -o link.o
g++ a.o b.o link.o -L<path> -lcudart
```

Link device-runtime library for dynamic parallelism

```
nvcc -arch=sm_35 -dc a.cu b.cu
nvcc -arch=sm_35 -dlink a.o b.o -lcudadevrt -o link.o
g++ a.o b.o link.o -L<path> -lcudadevrt -lcudart
```

Currently, link occurs at cubin level (PTX not supported)

Where to find additional information

CUDA documentation [1]

- Best Practice Guide [2]
- Kepler Tuning Guide [3]

Kepler whitepaper [4]

- [1] http://docs.nvidia.com
- [2] http://docs.nvidia.com/cuda/cuda-c-best-practices-guide
- [3] http://docs.nvidia.com/cuda/kepler-tuning-guide
- [4] http://www.nvidia.com/object/nvidia-kepler.html

