# 基于 Xilinx Nexys4 DDR 的贪吃蛇小游戏设计

# 2051981 李想

# 目录

1	设计动机和思路	2
2	<b>结果展示</b> 2.1 实机演示	<b>2</b>
3	各模块说明	5
	3.1 top: 顶层模块          3.2 snake: 控制蛇身          3.3 apple: 控制苹果生成          3.4 fsm: 控制游戏状态          3.5 Get_direction: 获取方向          3.6 score: 用时、得分的记录和输出          3.7 display: VGA 显示	5 5 6 6
	3.8 Audio: 音效输出	
4	心得体会	8
	4.1 本课程收获	8
	4.2 对本课程建议	8
	4.3 我的认识和体会	8
5	模块代码	10

# 1 设计动机和思路

**动机** 想做一个贪吃蛇的动机主要是这是能够利用开发板和 VGA 显示器的相对简单的设计,比较容易在任务众多的期末周中实现。(虽然任务开始之后发现并不容易)

**思路** 将整个屏幕(1024\*768)分割为 48\*27 的游戏区域,设置一个二维数组储存游戏区域(蛇、苹果等),然后吃苹果加分、撞到墙游戏结束。

- 游戏的暂停、开始、重启: 通过一个 fsm 状态机来控制。
- 方向控制: 通过板载的四个按键控制(本来想用三轴加速器控制,但最后没做好)
- 蛇和苹果: 分别用两个寄存器存储位置
- VGA 屏幕显示和音效输出: 分别写两个模块单独控制




图 1: 具体连接设计

# 2 结果展示

# 2.1 实机演示

以下为图片展示部分:

```
Design Sources (1)

Top (top. v) (7)

Top (display - display (display.v) (2)

Top (display - display - display (display.v) (vga_sync_generator.v)

Top (display - display - disp
```

图 2: 实际连接




图 3: 开始游戏




图 4: 左: 当前用时; 右: 当前得分



图 5: 触墙判定死亡、闪烁 2s 后返回至新一局游戏




图 6: 可以更换蛇的颜色(共八种)

## 注: 图片形式未能展示的内容包括:

- 1 具体游戏过程(包括按上下左右拐弯,吃苹果后蛇身变长等)
- 2 游戏音效 (每个按键均有不同音效,吃苹果、死亡也有相应音效)
- 3 可以调节游戏速度, 共七档
- 4 可以暂停游戏
- 5 可以按键直接重新开始一局新游戏

# 3 各模块说明

3.1 top: 顶层模块

代码部分: 点击跳转

3.2 snake: 控制蛇身

# 输入

- 时钟
- 暂停、减速、转向命令
- 苹果位置
- 游戏状态

#### 输出:

- 当前方向
- 蛇身数据(坐标、体长)
- 是否吃苹果、撞墙、撞自身

代码部分: 点击跳转

3.3 apple: 控制苹果生成

#### 输入

- 时钟
- 是否获取新苹果坐标
- 游戏状态

# 输出:

• 苹果坐标

代码部分: 点击跳转

3.4 fsm: 控制游戏状态

# 输入

- 时钟
- 是否重置、撞墙、撞自己
- 上下左右(用于按任意键开始)

# 输出:

• 游戏状态

代码部分: 点击跳转

3.5 Get\_direction: 获取方向

#### 输入

- 时钟
- 上下左右, 当前方向

# 输出:

• 下一个(经核验过, 合理的)方向

代码部分: 点击跳转

3.6 score: 用时、得分的记录和输出

# 输人

- 时钟
- 是否重置、吃苹果
- 游戏状态

# 输出:

• 七段数码管相关输出(左四:时间;右三:得分)

代码部分: 点击跳转

3.7 display: VGA 显示

# 输人

- 时钟 (经 IP 核调整为 148.5mhz)
- 苹果坐标
- 蛇坐标、体长
- 游戏状态

# 输出:

• VGA 相关信息(颜色; 行、场扫描信号)

代码部分: 点击跳转

3.8 Audio: 音效输出

# 输人

- 时钟
- 撞墙、吃苹果、方向键等信号

# 输出:

• 用于音频输出的波形和使能信号

代码部分: 点击跳转

# 4 心得体会

## 4.1 本课程收获

上完本课程之后,我掌握了从门级到行为级的硬件设计能力,确实学到了很多,对集成电路有了更深刻的认识!最重要的是掌握了利用 verilog 的硬件设计流程,具体如下:

首先是理解需求:不要被数字电路的外表迷惑了,以为这是个写代码的工作。它本质上还是电路设计, 只不过用行为级的方法描述了出来。所以理解电路的需求就非常重要。首先要清楚电路从哪来,到哪去, 用它想做什么,实现了什么功能,这样才能更好的设计。

其次是找寻主干:要找到最重要或者说最核心的模块。就是顶层模块和关键的逻辑模块,输入输出 模块这两大类。

最后是对时序电路的理解。电路是全并行的,要想象面前的代码就是一堆分立元件,同时工作。搞清 楚之后,再到如何写代码,理逻辑。

## 4.2 对本课程建议

可以加快有关模块手册指导资料的更新,还有在 mips246 网站上更新大作业相关器件的相关资料,以便于学习。

# 4.3 我的认识和体会

上完数字逻辑课程后,我对数字芯片设计有了更深刻的认识。

#### 对于国内外数字芯片设计行业现状的认识和看法 数字芯片设计行业最关键的就是三个部分:

- 1、CPU: cpu 这种东西本身就比较复杂,它的研发不可能一蹴而就,需要时间和经验的积累。普通企业压根不可能会自主研发这类产品。因为企业是以盈利为目的的,不可能投资个几亿甚至更多,然后等个十年再来看回报的。因此,大部分企业宁可花钱买授权,省心省事(自己做的万一出来的产品有 bug 怎么办)。所以你能看到在研究 CPU 这玩意的大都是研究所,高校,国企等背景的单位。这部分国家其实也一直在加大投入研发,只是需要时间。
- 2、EDA 工具:对于数字芯片设计来说,主要的 EDA 工具均来自于美国,分别是 cadence 和 synopsys。自贸易战开打,美国就开始限制各大 EDA 工具的授权使用和服务。虽然国内大公司被限制 eda 工具的使用和服务,会一定程度上影响他们的产品,比如开发一款新产品,可能需要更多的时间,可能用别的 EDA 工具会有很多问题等,但是如果美国一直严格限制甚至全面禁止 EDA 工具的使用,其实反而会极大加速国内自主研发的 EDA 工具的发展。比如国内华大九天的产品,其实早就能用,只不过没他们好用。这个问题就跟上面造 cpu 面临一样的问题。
- 3、代工厂:目前国际上主要的 foundary 有台积电 TSMC, UMC, Global Foundary, 三星, SMIC, 华宏等。当然 inter 也有,不过他们是给自己的产品做加工。其中 TSMC 当属全球第一, Global Foundary 排行老三。大陆最好的算是 SMIC 了,国家也一直在大力扶持本土 foundary 的发展。典型的案例就是国家投入巨资让 smic 买光刻机,国家让国内各大名企参与 SMIC 14nm 工艺的研发和量产。预计 14nm 今年会正式量产。看到这里,应该知道现在的 TSMC 已经在研发 3nm 了。这就是差距所在。要知道华为大部分的产品其实都是在 TSMC 加工量产的,如果哪天 TSMC 不给华为产能或者不给他们加工,那么短期内其实会面临着严重的挑战。因此,扶持大陆 smic 的举动是必然的。

虽然国内芯片发展现状还与国际水平存在一定的差距,但是最近十年国内 IC 发展非常迅猛,国家也出台了一系列的政策和措施来扶持国内企业和补齐行业人才的缺口。相信在不远的将来,以中国人的头脑,一定可以实现赶超!

并祝国家早日统一,让台积电公司为中华民族伟大复兴的道路添砖加瓦!!!

# 5 模块代码

top 模块:

```
'timescale 1ns / 1ps
 module top (
     input CLK100MHZ, // 100MHz时钟
     input reset, // 重新开始
     input up, right, down, left, // 方向键
     input [2:0] speed, // 速度(0为暂停)
     input [2:0] snake_color, //蛇的颜色(低位至高位分别为R、G、B)
     output [7:0] an, // 数码管使能
10
     output [7:0] seg, // 数码管输出
11
     output [11:0] vga, // vga显示输出, 顺序为R,G,B各4位
     output h_sync, v_sync, // 行、列扫描信号
13
                         //音频输出波形
     output AUD_PWM,
                         //音频输出控制
     output AUD SD
16
17 //
     // FOR DEBUG
18 //
     output [11:0] led
19 //
     output display hit wall,
    output display hit itself,
20 //
21 //
     output display get apple,
22 //
     output display is launching
     );
23
     localparam PAUSED=2'b00;
                                   //暂停
25
     localparam PLAYING=2'b01;
                                   //游戏中
26
     localparam DIE_FLASHING=2'b10; //死亡闪烁
27
     localparam INITIALIZING=2'b11; //初始化
28
29
     wire is pause;
     assign is_pause = (speed \Longrightarrow 0) ? 1'b1 : 1'b0;
31
   // 用于模块间传递二维数组 [5:0] snake x/y [31:0]
33
   // 参考自 https://stackoverflow.com/questions/16369698/how-to-pass-array-
34
    structure-between-two-verilog-modules
     wire [32*6-1:0] snake_x_temp; // 蛇身坐标临时变量
35
     wire [32*6-1:0] snake_y_temp; // 蛇身坐标临时变量
36
37
```

```
wire [31:0] snake_piece_is_display; // 控制体长
38
39
    wire [5:0] apple_x; // 苹果坐标
40
    wire [5:0] apple_y; // 苹果坐标
41
42
   // 游戏状态 00: PAUSED 01: PLAYING 10:DIE FLASHING 11: INITIALIZING
43
    wire [1:0] game_status;
44
45
   // 方向 00: UP 01: Right
                                  10: DOWN
                                           11: LEFT
46
   wire [1:0] current_direction;
   wire [1:0] next_direction;
48
49
    wire get_apple; // 吃到苹果
50
51
    wire hit_wall; // 撞墙否
52
    wire hit_itself; // 撞己否
56
      display (
58
          .clock (CLK100MHZ), // 在display内部做时钟转换
          .h_sync(h_sync),
          .v_sync(v_sync),
61
          .vga(vga),
62
          .game_status(game_status),
          .apple_x(apple_x),
          .apple_y(apple_y),
          .snake_x_temp(snake_x_temp),
          .snake_y_temp(snake_y_temp),
67
          . snake_piece_is_display (snake_piece_is_display),
68
          .snake_color(snake_color)
          );
70
      snake (
72
        . clock (CLK100MHZ),
73
        . speed (speed),
74
        .snake_x_temp(snake_x_temp),
75
        .snake_y_temp(snake_y_temp),
76
        .apple_x(apple_x),
77
        .apple_y(apple_y),
78
```

```
. snake_piece_is_display ( snake_piece_is_display ) ,
79
          . get_apple(get_apple),
80
          .game_status(game_status),
81
            . current_direction(current_direction),
         . next_direction ( next_direction ) ,
83
         .hit_wall(hit_wall),
84
         .hit_itself(hit_itself)
85
         );
86
       fsm (
            .reset (reset),
            . clock (CLK100MHZ),
90
            .game_status(game_status),
91
            .hit_wall(hit_wall),
92
            .hit_itself(hit_itself),
         . up (up),
            .right(right),
95
            . down (down),
96
            .left(left),
97
            .pause(is_pause)
98
            );
99
       get_direction Get_direction (
         . clock (CLK100MHZ),
         . up (up),
         .right(right),
104
          .down(down),
105
         .left(left),
         . current_direction(current_direction),
         . next_direction ( next_direction )
108
         );
       apple (
111
            . clock (CLK100MHZ),
            .apple_x(apple_x),
            .apple_y(apple_y),
            .get_apple(get_apple),
            .game_status(game_status)
            );
117
118
       score (
119
```

```
.reset (reset),
120
          . clock (CLK100MHZ),
121
          .get_apple(get_apple),
122
       .game_status(game_status),
          . an (an),
124
          . seg(seg)
            );
127
128
        Audio AUD (
             . clk (CLK100MHZ),
             .hit_wall(hit_wall),
             .get_apple(get_apple),
             . hit_itself(hit_itself),
133
             . up(up),
134
             .right(right),
             .down(down),
136
             .left(left),
             .AUD_PWM(AUD_PWM),
138
             .AUD\_SD(AUD\_SD)
                                          );
141 endmodule
```

## snake 模块:

```
'timescale 1ns / 1ps
 module snake (
   // 变量说明见top模块
   input clock,
 // input pause,
   input [2:0] speed,
   input [1:0] next_direction,
   input [1:0] game_status,
   input [5:0] apple_x,
   input [5:0] apple_y,
11
12
   output reg [1:0] current_direction,
13
      output [32*6-1:0] snake_x_temp,
14
    output [32*6-1:0] snake_y_temp,
    output reg [31:0] snake_piece_is_display, // 控制蛇体长
16
```

```
17
   output reg get_apple,
   output reg hit_wall,
18
   output reg hit_itself
19
     );
     wire is_pause;
      assign is_pause = (speed == 0) ? 1'b1 : 1'b0;
23
24
     reg [25:0] count;
     reg [25:0] count_two;
     reg [31:0] snake_piece_is_display_origin; // 存储体长的旧值, 用于死亡闪
27
     烁
28
   localparam PAUSED=2'b00;
29
     localparam PLAYING=2'b01;
30
     localparam DIE_FLASHING=2'b10;
31
     localparam INITIALIZING=2'b11;
33
     localparam UP=2'b00;
34
     localparam RIGHT=2'b01;
     localparam DOWN=2'b10;
36
     localparam LEFT=2'b11;
   39
     reg [5:0] snake_x [31:0];
40
     reg [5:0] snake_y [31:0];
41
43
   // 用于模块间传递二维数组 [5:0] snake x/y [31:0]
44
   // 参考自 https://stackoverflow.com/questions/16369698/how-to-pass-array-
45
    structure-between-two-verilog-modules
     genvar i;
46
     generate for (i=0; i<32; i=i+1)
47
     begin
       assign snake_x_temp[6*i+:6]=snake_x[i];
49
       assign snake_y_temp[6*i+:6]=snake_y[i];
     end endgenerate
53
    initial
54
     begin
55
```

```
count <= 0;
56
                              count_two \le 0;
57
                              end
58
59
                              always @(posedge clock)
60
                              begin
61
                                       if (count_two>=4000000) count_two<=0;
                                       else count_two<=count_two+1;</pre>
63
64
                                       if (game_status=INITIALIZING)
                                        begin
                              snake_piece_is_display <=32'b00000000_00000000_00000000_0000111;
67
                                        snake x[0] <= 14;
68
                                       snake_y[0] <= 20;
69
                                       snake_x[1] <= 13;
70
                                       snake_y[1] <= 20;
71
                                        snake_x[2] <= 12;
72
                                        snake_y[2] <= 20;
73
                                        current_direction <=RIGHT;</pre>
74
                                        hit_wall \le 0;
                                        hit_itself <= 0;
                                        end
                                        else if (game_status=DIE_FLASHING)
79
                                       begin
80
                                       // 闪烁
81
                                        if (count_two==20000000) snake_piece_is_display <=0;
                                        else if (count_two==0) snake_piece_is_display<=
                         snake_piece_is_display_origin;
                                        end
85
                                        else if (game_status=PLAYING && (is_pause == 0))
86
87
                                                 snake_piece_is_display_origin <= snake_piece_is_display; // 存储体长
                         的旧值,用于死亡闪烁(若死亡)
                                                  if (\operatorname{snake}_{x}[0]==0 \mid | \operatorname{snake}_{x}[0]==47 \mid | \operatorname{snake}_{y}[0]==0 \mid | \operatorname{snake}_{y}[0]
90
                         [0] = 26) hit_wall <=1;
                                                  else hit_wall <=0; // 是否撞墙
91
92
                                                  if (
93
```

```
(\operatorname{snake}_{x}[0] == \operatorname{snake}_{x}[1] \&\& \operatorname{snake}_{y}[0] == \operatorname{snake}_{y}[1] \&\&
 94
          snake\_piece\_is\_display[1] == 1)
                   (\operatorname{snake}_{x}[0] = \operatorname{snake}_{x}[2] \& \operatorname{snake}_{y}[0] = \operatorname{snake}_{y}[2] \& 
          snake\_piece\_is\_display[2]==1)
                   (\operatorname{snake}_{x}[0] = \operatorname{snake}_{x}[3] \& \operatorname{snake}_{y}[0] = \operatorname{snake}_{y}[3] \& 
 96
          snake\_piece\_is\_display[3] == 1)
                   (\operatorname{snake}_{x}[0] == \operatorname{snake}_{x}[4] \&\& \operatorname{snake}_{y}[0] == \operatorname{snake}_{y}[4] \&\&
 97
          snake\_piece\_is\_display[4] == 1)
                   (\operatorname{snake}_{x}[0] = \operatorname{snake}_{x}[5] \& \operatorname{snake}_{y}[0] = \operatorname{snake}_{y}[5] \& 
 98
          snake\_piece\_is\_display[5] == 1)
                   (\operatorname{snake}_{x}[0] = \operatorname{snake}_{x}[6] \& \operatorname{snake}_{y}[0] = \operatorname{snake}_{y}[6] \& \operatorname{snake}_{y}[6]
          snake\_piece\_is\_display[6] == 1)
                   (\operatorname{snake}_{x}[0] = \operatorname{snake}_{x}[7] \&\& \operatorname{snake}_{y}[0] = \operatorname{snake}_{y}[7] \&\&
100
          snake_piece_is_display[7]==1) ||
                   (\operatorname{snake}_{x}[0] = \operatorname{snake}_{x}[8] \& \operatorname{snake}_{y}[0] = \operatorname{snake}_{y}[8] \& 
101
          snake\_piece\_is\_display[8] == 1)
                   (\operatorname{snake}_{x}[0] = \operatorname{snake}_{x}[9] \&\& \operatorname{snake}_{y}[0] = \operatorname{snake}_{y}[9] \&\&
102
          snake\_piece\_is\_display[9] == 1)
                   (\operatorname{snake}_{x}[0] = \operatorname{snake}_{x}[10] \& \operatorname{snake}_{y}[0] = \operatorname{snake}_{y}[10] \& 
          snake\_piece\_is\_display[10] == 1)
                   (snake_x[0] = snake_x[11] \&\& snake_y[0] = snake_y[11] \&\&
104
          snake\_piece\_is\_display[11] == 1) ||
                   (\operatorname{snake}_{x}[0] = \operatorname{snake}_{x}[12] \& \operatorname{snake}_{y}[0] = \operatorname{snake}_{y}[12] \& 
105
          snake\_piece\_is\_display[12]==1)
                   (\operatorname{snake}_{x}[0] == \operatorname{snake}_{x}[13] \& \operatorname{snake}_{y}[0] == \operatorname{snake}_{y}[13] \& 
106
          snake\_piece\_is\_display[13]==1)
                   (\operatorname{snake}_{x}[0] = \operatorname{snake}_{x}[14] \&\& \operatorname{snake}_{y}[0] = \operatorname{snake}_{y}[14] \&\&
107
          snake_piece_is_display[14]==1) ||
                   (\operatorname{snake}_{x}[0] = \operatorname{snake}_{x}[15] \&\& \operatorname{snake}_{y}[0] = \operatorname{snake}_{y}[15] \&\&
          snake\_piece\_is\_display[15] == 1)
                   (\operatorname{snake}_{x}[0] = \operatorname{snake}_{x}[16] \& \operatorname{snake}_{y}[0] = \operatorname{snake}_{y}[16] \& 
          snake\_piece\_is\_display[16] == 1)
                   (\operatorname{snake}_{x}[0] = \operatorname{snake}_{x}[17] \& \operatorname{snake}_{y}[0] = \operatorname{snake}_{y}[17] \& \operatorname{snake}_{y}[17] 
          snake\_piece\_is\_display[17] == 1)
                   (snake\_x[0] == snake\_x[18] \&\& snake\_y[0] == snake\_y[18] \&\&
111
          snake_piece_is_display[18]==1) ||
                   (\operatorname{snake}_{x}[0] = \operatorname{snake}_{x}[19] \& \operatorname{snake}_{y}[0] = \operatorname{snake}_{y}[19] \& 
          snake\_piece\_is\_display[19] == 1)
                   (\operatorname{snake}_{x}[0] = \operatorname{snake}_{x}[20] \& \operatorname{snake}_{y}[0] = \operatorname{snake}_{y}[20] \& 
113
          snake\_piece\_is\_display[20] == 1)
                   (snake\_x[0] == snake\_x[21] \&\& snake\_y[0] == snake\_y[21] \&\&
114
```

```
snake_piece_is_display[21]==1) ||
                 (\operatorname{snake}_{x}[0] = \operatorname{snake}_{x}[22] \&\& \operatorname{snake}_{y}[0] = \operatorname{snake}_{y}[22] \&\&
115
         snake_piece_is_display[22]==1) ||
                 (\operatorname{snake}_{x}[0] = \operatorname{snake}_{x}[23] \& \operatorname{snake}_{y}[0] = \operatorname{snake}_{y}[23] \& 
116
         snake_piece_is_display[23]==1) ||
                 (\operatorname{snake}_{x}[0] = \operatorname{snake}_{x}[24] \& \operatorname{snake}_{y}[0] = \operatorname{snake}_{y}[24] \& 
117
         snake_piece_is_display[24]==1) ||
                 (\operatorname{snake}_{x}[0] == \operatorname{snake}_{x}[25] \&\& \operatorname{snake}_{y}[0] == \operatorname{snake}_{y}[25] \&\&
118
         snake_piece_is_display[25]==1) ||
                 (\operatorname{snake}_{x}[0] == \operatorname{snake}_{x}[26] \&\& \operatorname{snake}_{y}[0] == \operatorname{snake}_{y}[26] \&\&
119
         snake_piece_is_display[26]==1) ||
                 (\operatorname{snake}_{x}[0] == \operatorname{snake}_{x}[27] \& \operatorname{snake}_{y}[0] == \operatorname{snake}_{y}[27] \& 
120
         snake piece is display[27]==1)
                 (\operatorname{snake}_{x}[0] == \operatorname{snake}_{x}[28] \&\& \operatorname{snake}_{y}[0] == \operatorname{snake}_{y}[28] \&\&
         snake_piece_is_display[28]==1) ||
                 (\operatorname{snake}_{x}[0] == \operatorname{snake}_{x}[29] \&\& \operatorname{snake}_{y}[0] == \operatorname{snake}_{y}[29] \&\&
         snake_piece_is_display[29]==1) ||
                 (\operatorname{snake}_{x}[0] == \operatorname{snake}_{x}[30] \& \operatorname{snake}_{y}[0] == \operatorname{snake}_{y}[30] \& 
123
         snake_piece_is_display[30]==1) ||
                 (\operatorname{snake}_{x}[0] == \operatorname{snake}_{x}[31] \&\& \operatorname{snake}_{y}[0] == \operatorname{snake}_{y}[31] \&\&
         snake_piece_is_display[31]==1)
                 hit_itself <=1;
                 else hit_itself <=0; // 是否撞自己
128
                 if (\operatorname{snake}_{x}[0] = \operatorname{apple}_{x} \&\& \operatorname{snake}_{y}[0] = \operatorname{apple}_{y}) \operatorname{get}_{apple} <=1;
                 else get_apple <=0; // 是否吃到苹果
130
                 if (get\_apple == 1)
                 begin
                 snake_piece_is_display <=2*snake_piece_is_display +1; // 增加体长(把
         snake_piece_is_display最后一个0变成1)
                 get apple \leq =0;
                 end
136
                 current_direction <= next_direction; // 更新方向
140
                 if(is\_pause == 1)
141
                       count <= count;</pre>
142
                 else if (count < 5*1000000*(8 - speed)) // 控制速度
143
```

```
count \le count + 1;
144
                    else
145
                   begin
146
                   count \ll 0;
148
                   // 头前进
149
                    case (next_direction)
150
                   UP:
151
                       begin
                       \operatorname{snake}_{x}[0] \le \operatorname{snake}_{x}[0];
                       \operatorname{snake_y}[0] \le \operatorname{snake_y}[0] - 1;
                       end
155
                   RIGHT:
156
                       begin
157
                       \operatorname{snake}_{x}[0] \le \operatorname{snake}_{x}[0] + 1;
158
                       \operatorname{snake_y}[0] \le \operatorname{snake_y}[0];
                       end
160
                   DOWN:
161
                       begin
                       \operatorname{snake}_{x}[0] < = \operatorname{snake}_{x}[0];
                       snake_y[0] \le snake_y[0] + 1;
164
                       end
                   LEFT:
                       begin
167
                       \operatorname{snake}_{x}[0] \le \operatorname{snake}_{x}[0] - 1;
168
                       snake_y[0] \le snake_y[0];
                       end
170
                    default:
                       begin
                       \operatorname{snake} x[0] \le \operatorname{snake} x[0] + 1;
173
                       \operatorname{snake_y}[0] < = \operatorname{snake_y}[0];
174
                       end
                   endcase
                   // 身体前进
                   \operatorname{snake}_{x[1]} < = \operatorname{snake}_{x[0]};
179
                   \operatorname{snake_y}[1] < = \operatorname{snake_y}[0];
180
181
                   \operatorname{snake}_{x}[2] <= \operatorname{snake}_{x}[1];
182
                   snake_y[2] \le snake_y[1];
183
184
```

```
\operatorname{snake}_{x}[3] \le \operatorname{snake}_{x}[2];
185
                       \operatorname{snake_y}[3] <= \operatorname{snake_y}[2];
186
187
                       \operatorname{snake}_{x}[4] <= \operatorname{snake}_{x}[3];
                       \operatorname{snake_y}[4] < = \operatorname{snake_y}[3];
189
190
                       \operatorname{snake}_{x}[5] \le \operatorname{snake}_{x}[4];
                       \operatorname{snake_y}[5] <= \operatorname{snake_y}[4];
                       \operatorname{snake}_{x[6]} <= \operatorname{snake}_{x[5]};
                       \operatorname{snake_y}[6] < = \operatorname{snake_y}[5];
195
196
                       \operatorname{snake}_{x[7]} <= \operatorname{snake}_{x[6]};
197
                       snake_y[7]<=snake_y[6];
198
199
                       \operatorname{snake}_{x}[8] \leq \operatorname{snake}_{x}[7];
                       \operatorname{snake_y}[8] \le \operatorname{snake_y}[7];
201
202
                       \operatorname{snake}_{x}[9] < = \operatorname{snake}_{x}[8];
203
                       snake_y[9]<=snake_y[8];
204
205
                       \operatorname{snake}_{x}[10] \le \operatorname{snake}_{x}[9];
                       \operatorname{snake_y}[10] \le \operatorname{snake_y}[9];
208
                       \operatorname{snake}_{x}[11] \le \operatorname{snake}_{x}[10];
209
                       \operatorname{snake_y}[11] \le \operatorname{snake_y}[10];
210
211
                       \operatorname{snake}_{x}[12] \le \operatorname{snake}_{x}[11];
                       snake_y[12] <= snake_y [11];
                       \operatorname{snake}_{x}[13] \le \operatorname{snake}_{x}[12];
215
                       \operatorname{snake_y}[13] \le \operatorname{snake_y}[12];
216
217
                       \operatorname{snake}_{x}[14] \le \operatorname{snake}_{x}[13];
                       snake_y[14] <= snake_y[13];
                       \operatorname{snake}_{x}[15] \le \operatorname{snake}_{x}[14];
221
                       \operatorname{snake_y}[15] <= \operatorname{snake_y}[14];
222
223
                       \operatorname{snake}_{x}[16] < = \operatorname{snake}_{x}[15];
224
                       snake_y[16] <= snake_y [15];
225
```

```
226
                       \operatorname{snake}_{x}[17] \le \operatorname{snake}_{x}[16];
227
                       snake_y[17] <= snake_y[16];
228
                       \operatorname{snake}_{x}[18] \le \operatorname{snake}_{x}[17];
                       \operatorname{snake_y}[18] \le \operatorname{snake_y}[17];
231
232
                       \operatorname{snake}_{x}[19] \le \operatorname{snake}_{x}[18];
233
                       snake_y[19] <= snake_y[18];
                       \operatorname{snake}_{x}[20] < = \operatorname{snake}_{x}[19];
                       \operatorname{snake_y}[20] \le \operatorname{snake_y}[19];
237
238
                       \operatorname{snake}_{x}[21] \le \operatorname{snake}_{x}[20];
239
                       \operatorname{snake_y}[21] \le \operatorname{snake_y}[20];
240
                       \operatorname{snake}_{x}[22] <= \operatorname{snake}_{x}[21];
242
                       \operatorname{snake_y}[22] <= \operatorname{snake_y}[21];
243
                       \operatorname{snake}_{x}[23] \le \operatorname{snake}_{x}[22];
245
                       \operatorname{snake_y}[23] \le \operatorname{snake_y}[22];
246
                       \operatorname{snake}_{x}[24] \le \operatorname{snake}_{x}[23];
                       \operatorname{snake_y}[24] < = \operatorname{snake_y}[23];
249
                       \operatorname{snake}_{x}[25] <= \operatorname{snake}_{x}[24];
251
                       \operatorname{snake_y}[25] \le \operatorname{snake_y}[24];
252
                       \operatorname{snake}_{x}[26] <= \operatorname{snake}_{x}[25];
                       \operatorname{snake_y}[26] <= \operatorname{snake_y}[25];
255
                       \operatorname{snake}_{x}[27] < = \operatorname{snake}_{x}[26];
257
                       snake_y[27] <= snake_y [26];
258
                       \operatorname{snake}_{x}[28] \le \operatorname{snake}_{x}[27];
                       \operatorname{snake_y}[28] \le \operatorname{snake_y}[27];
261
262
                       \operatorname{snake}_{x}[29] \le \operatorname{snake}_{x}[28];
263
                       \operatorname{snake_y}[29] < = \operatorname{snake_y}[28];
264
265
                       \operatorname{snake}_{x}[30] \le \operatorname{snake}_{x}[29];
266
```

# fsm 模块:

```
'timescale 1ns / 1ps
 module fsm (
   // 变量说明见top模块
     input reset,
     input clock,
     input hit_wall,
     input hit_itself,
      input up, right, down, left,
     input pause,
10
      output reg [1:0] game_status
      );
                                   //暂停
   localparam PAUSED=2'b00;
14
      localparam PLAYING=2'b01;
                                     //游戏中
     localparam DIE_FLASHING=2'b10; //死亡闪烁
16
      localparam INITIALIZING=2'b11; //初始化
17
     reg [27:0] count_two; // count two用来做死亡闪烁的延时
20
      // 初始化状态和计数器
    initial
   begin
23
   game_status<=INITIALIZING;
25
   count\_two <= 0;
26
   end
27
28
      always @(posedge clock)
29
      begin
30
```

```
//任何状态下,按下reset恢复到INITIALIZING
31
       if (reset == 1)
32
           game_status<=INITIALIZING;
         else if (pause == 1)
              game_status <= PAUSED;
35
     else if (game_status=PLAYING && (hit_wall==1 || hit_itself==1))
36
      begin
     game_status<=DIE_FLASHING;
38
     count_two <= 0;
39
     end
     else if (game_status=DIE_FLASHING)
42
     begin
43
       if (count_two=200000000) begin game_status<=INITIALIZING; count_two
     \leq =0; end
       else count_two <= count_two+1; // count two用来做死亡闪烁的延时
     end
46
47
     else if (game_status == INITIALIZING && ( up==1 || right==1 || down==1
48
     | | left == 1)
     begin
49
     game_status <= PLAYING; // 按下任意按键时游戏开始
51
     else if (game_status == PAUSED && ( up==1 || right==1 || down==1 ||
     left == 1)
         game_status <= PLAYING; // 暂停状态下, 按下任意按键时游戏继续
         end
     end
 endmodule
```

#### Get\_direction 模块:

```
timescale 1ns / 1ps

module get_direction(

// 变量说明见top模块

input clock,

input up, right, down, left,

input [1:0] current_direction,

output reg [1:0] next_direction
```

```
);
9
10
       localparam UP=2'b00;
       localparam RIGHT=2'b01;
12
       localparam DOWN=2'b10;
13
       localparam LEFT=2'b11;
       always @(posedge clock)
16
       begin
      case (current_direction)
      UP:
20
         begin
         if (left==1) next_direction <=LEFT;</pre>
         else if (right==1) next_direction<=RIGHT;</pre>
         else next_direction <= current_direction;</pre>
         end
25
      RIGHT:
26
         begin
         if (up==1) next_direction<=UP;</pre>
28
         else if (down==1) next_direction<=DOWN;</pre>
         else next_direction <= current_direction;</pre>
         end
      DOWN:
         begin
         if (left==1) next_direction <=LEFT;</pre>
34
         else if (right==1) next_direction<=RIGHT;</pre>
         else next_direction <= current_direction;</pre>
         end
      LEFT:
38
         begin
         if (up==1) next_direction<=UP;</pre>
40
         else if (down==1) next direction <= DOWN;
41
         else next_direction <= current_direction;</pre>
         end
      default: next_direction <= current_direction;</pre>
       endcase
45
       end
46
  endmodule
```

# apple 模块:

```
'timescale 1ns / 1ps
  module apple (
    // 变量说明见top模块
      input clock,
      input get_apple,
      input [1:0] game_status,
      // 输出苹果坐标
      output reg [5:0] apple_x,
      output reg [5:0] apple_y
      );
13
    localparam LAUNCHING=2'b00;
14
      localparam PLAYING=2'b01;
      localparam DIE_FLASHING=2'b10;
16
      localparam INITIALIZING=2'b11;
      // 用于随机(伪)生成苹果坐标
19
      reg [11:0] random_for_x;
20
      reg [11:0] random_for_y;
      initial
      begin
      random_for_x <= 521;
25
      random\_for\_y <= 133;
26
      end
28
      always @(posedge clock)
      begin
        random_for_x<=random_for_x+997;
        random\_for\_y \le random\_for\_x + 793;
        if (game_status=INITIALIZING)
34
        begin
35
        apple_x <= 20;
        apple_y <= 13;
37
        random\_for\_x <= 521;
38
        random\_for\_y <= 133;
39
        end
40
```

```
41
        else
        if (game_status=PLAYING && get_apple==1)
42
        // 防止苹果x和y坐标超范围
        apple_x \le (random_for_x[5:0] + 1 > 46?(random_for_x[5:0] + 1 - 20):(
45
     random\_for\_x[5:0]+1));
        apple_y \le (random_for_y[4:0] + 1 > 25?(random_for_y[4:0] + 1 - 10):(
46
     random\_for\_y[4:0]+1));
      end
47
        else
        begin
49
        apple_x<=apple_x;
        apple_y<=apple_y;
        end
52
      end
  endmodule
```

#### score 模块:

```
'timescale 1ns / 1ps
  module score (
   // 变量说明见top模块
   input clock,
   input reset,
   input get_apple,
    input [1:0] game_status,
    output [7:0] an,
    output [7:0] seg
11
      );
13
      localparam LAUNCHING=2'b00;
      localparam PLAYING=2'b01;
      localparam DIE_FLASHING=2'b10;
      localparam INITIALIZING=2'b11;
17
18
      wire real_enable;
19
      wire real_reset;
20
21
```

```
assign real_enable = (get_apple==1) && (game status==PLAYING); // 计
     分
 //
        assign real reset = (reset==1) | (game status==INITIALIZING);
                                                                         // 清
     空
      reg [31:0] Myscore;
25
26
      always @(posedge clock)
27
      begin
28
           if((reset==1) | ((game_status=INITIALIZING) == 1))
              Myscore = 0;
           else if((get_apple==1) && (game_status=PLAYING) == 1)
              Myscore = Myscore + 1;
      end
33
      reg [31:0] total_time;
      reg [127:0] total_time_10ns;
36
      always @(posedge clock)
37
      begin
38
39
          if(game_status == PLAYING)
          begin
              total_time_10ns <= total_time_10ns + 1;
              if(total\_time\_10ns \% 1000000000 == 1)
43
                   total_time <= total_time + 1;
          end
45
          else if(game_status == INITIALIZING)
46
          begin
              total\_time\_10ns \le 0;
              total\_time \le 0;
49
          end
50
      end
      // 将千位、百位、十位、个位数字的4位BDC码在数码管上显示
      seg (
56
          .reset (reset),
57
          .clock(clock),
58
          . an (an),
59
          .seg(seg),
60
```

## 子模块 seg: 七段数码管显示部分

```
'timescale 1ns / 1ps
 module seg (
   // 变量说明见top模块
     input reset,
     input clock,
     input [31:0] score,
                       //要输出的分数
     input [31:0] total_time, //要输出的用时
     output reg [7:0] seg, //八位数码管(的某一位)输出
     output reg [7:0] an //选择输出为八位数码管其中一个, 低电平有效
     );
13
     wire [3:0] score_a, score_b, score_c, score_d; // 分别为千位、百位、十位、
14
    个位数字的4位BDC码
     assign score_d = score % 10;
     assign score_c = (score \% 100) / 10;
16
     assign score b = score / 100;
     wire [7:0] b_seg, c_seg, d_seg;
19
     //依次为百位,十位,个位
21
     bcdto8segment_dataflow Sc2(.num(score_b),.seg(b_seg));
     bcdto8segment_dataflow Sc1(.num(score_c),.seg(c_seg));
     bcdto8segment_dataflow Sc0(.num(score_d),.seg(d_seg));
24
     //将它们转换为供八位数码管显示用的格式
     //用时的四位数据
27
     wire [3:0] total_time_decs0;
28
     wire [3:0] total_time_decs1;
29
     wire [3:0] total_time_decs2;
30
     wire [3:0] total time decs3;
31
     //用时的七段数码管流
32
```

```
wire [7:0] total_time_segflow0;
33
      wire [7:0] total_time_segflow1;
34
      wire [7:0] total_time_segflow2;
      wire [7:0] total_time_segflow3;
36
      assign total_time_decs0 = total_time % 10;
37
      assign total_time_decs1 = (total_time % 100) / 10;
38
      assign total_time_decs2 = (total_time % 1000) / 100;
39
      assign total_time_decs3 = (total_time / 1000);
40
41
      bcdto8segment_dataflow T0(.num(total_time_decs0),.seg(
42
     total_time_segflow0));
      bcdto8segment_dataflow T1(.num(total_time_decs1),.seg(
43
     total time segflow1));
      bcdto8segment_dataflow T2(.num(total_time_decs2),.seg(
44
     total_time_segflow2));
      bcdto8segment_dataflow T3(.num(total_time_decs3),.seg(
45
     total_time_segflow3));
46
47
  /*----以下为刷新数码管所用代码-----*/
48
      reg [18:0] count;
49
      initial
51
      begin
      count <= 0;
      end
      always @(posedge clock or posedge reset)
      begin
57
        if (reset == 1)
58
        begin
          an \le 8'b00000000;
60
          seg <= 8' b10000000;
61
          count <= 0;
62
        end
        else
64
        begin
          // count 每数100000切换数码管, 相当于每次切换的时间为100k/100M
66
     =1/1000s=1ms
        if (count = 80000)
67
              begin
68
```

```
an <= 8'b111011111;
69
                      seg <= total_time_segflow0;</pre>
70
                      count \ll 0;
71
                 end
                 else if (count = 70000)
73
                 begin
74
                      an \leq 8, b110111111;
                      seg <= total_time_segflow1;</pre>
76
                      count \le count + 1;
77
                 end
                 else if (count = 60000)
                 begin
80
                      an \leq 8'b101111111;
81
                      seg <= total_time_segflow2;</pre>
82
                      count \le count + 1;
                 end
                 else if (count = 50000)
85
                 begin
86
                      an <= 8'b011111111;
87
                      seg <= total_time_segflow3;</pre>
88
                      count \le count + 1;
89
                 end
          else if (count = 40000)
          begin
92
            an<=8'b111111110;
93
            seg \le d_seg;
94
            count \le count + 1;
          end
          else if (count==30000)
97
          begin
98
            an<=8'b111111101;
99
            seg <= c\_seg;
100
            count < = count + 1;
          end
102
          else if (count = 20000)
          begin
104
            an<=8'b11111011;
            seg \le b_seg;
106
            count < = count + 1;
107
          end
108
          else if (count == 10000)
109
```

```
begin
an <= 8'b11110111;
seg <= 8'b11000000;
count <= count +1;
end
else count <= count +1;
end
end
end
end
end
end
end
end
end
```

# 子模块 becto8segment\_dataflow: 负责将数字转换为七段数码管所用的数据流

```
'timescale 1ns / 1ps
  //八位数码管显示
  module bcdto8segment_dataflow(
      input [3:0] num,
                                   //要输出的数字(0-9)
    output reg [7:0] seg //转换为数码管编码
  );
8 always @(num)
      begin
          case(num)
          4'b0000 : seg \le 8'b11000000;
11
          4'b0001 : seg \le 8'b111111001;
          4'b0010 : seg \le 8'b10100100;
13
          4'b0011 : seg \le 8'b10110000;
          4\,{}^{\backprime}b0100\ :\ seg\ <=\ 8\,{}^{\backprime}b10011001\,;
          4'b0101 : seg <= 8'b10010010;
          4'b0110 : seg \le 8'b10000010;
          4'b0111 : seg <= 8'b111111000;
          4'b1000 : seg \le 8'b10000000;
19
          4'b1001 : seg \le 8'b10010000;
20
          default : seg <= 8'b1xxxxxxx;</pre>
21
          endcase
      end
  endmodule
```

## display 模块: VGA 显示

```
module display (
```

```
// 变量说明见top模块
      input clock, // 148.5MHZ, 用于输出1920x1080@60Hz的VGA信号
      input [5:0] apple_x,
      input [5:0] apple_y,
      input [32*6-1:0] snake_x_temp,
      input [32*6-1:0] snake_y_temp,
      input [31:0] snake_piece_is_display,
      input [1:0] game_status,
      input [2:0] snake_color, //蛇的颜色(低位至高位分别为R、G、B)
12
      output h_sync, v_sync,
13
      output reg [11:0] vga
14
      );
15
16
      wire VGA\_CLK[1:0];
      my_clk_wiz_1 (clock, VGA_CLK[1]);
18
   localparam PAUSED=2'b00;
19
      localparam PLAYING=2'b01;
20
      localparam DIE_FLASHING=2'b10;
      localparam INITIALIZING=2'b11;
22
   localparam UP=2'b00;
24
      localparam RIGHT=2'b01;
25
      localparam DOWN=2'b10;
26
      localparam LEFT=2'b11;
27
      localparam h_active_pixels=1920;
29
      localparam v_active_pixels=1080;
30
31
    wire [11:0] x_counter;
    wire [10:0] y_counter;
    wire in_display_area;
34
   // snake x[0]: 头的横坐标 snake y[0]:头的纵坐标
36
      reg [5:0] snake_x [31:0];
37
   reg [5:0] snake_y [31:0];
38
39
   // 当前x, y坐标, 0<=x<=47,0<=y<=26
40
   reg [5:0] current_x;
41
   reg [5:0] current_y;
42
```

```
43
    vga_sync_generator(
44
         . clock (VGA_CLK[1]),
45
         .h_sync(h_sync),
46
         .v_sync(v_sync),
47
         .x_counter(x_counter),
48
         .y_counter(y_counter),
49
         .in_display_area(in_display_area)
50
       );
51
    // 用于模块间传递二维数组 [5:0] snake_x/y [31:0]
54
    // 参考自 https://stackoverflow.com/questions/16369698/how-to-pass-array-
     structure-between-two-verilog-modules
    integer i;
56
    always @(snake_x_temp, snake_y_temp)
57
    begin
58
    for (i=0; i<32; i=i+1)
59
       begin
60
         // 片选
61
         \operatorname{snake}_{x}[i] \leq \operatorname{snake}_{x}\operatorname{temp}[6*i+:6];
62
         \operatorname{snake\_y}[i] \le \operatorname{snake\_y\_temp}[6*i+:6];
      end
    end
65
66
    always @(x_counter or y_counter)
67
    begin
68
       current_x<=x_counter/21;
       current_y<=y_counter/28;
70
    end
71
72
    wire [11:0] RGB_snake_head;
73
    wire [11:0] RGB_snake_body;
74
    assign RGB_snake_head[0] = snake_color[0];
76
    assign RGB_snake_head[1] = snake_color[0];
    assign RGB\_snake\_head[2] = 1;
78
    assign RGB_snake_head[3] = snake_color[0];
79
    assign RGB_snake_head[4] = snake_color[1];
80
       assign RGB_snake_head[5] = snake_color[1];
81
       assign RGB_snake_head[6] = 1;
82
```

```
assign RGB_snake_head[7] = snake_color[1];
83
     assign RGB_snake_head[8] = snake_color[2];
84
       assign RGB_snake_head[9] = snake_color[2];
85
       assign RGB\_snake\_head[10] = 1;
       assign RGB_snake_head[11] = snake_color[2];
87
88
     assign RGB_snake_body[0] = snake_color[0];
89
     assign RGB_snake_body[1] = snake_color[0];
90
     assign RGB_snake_body[2] = snake_color[0];
91
     assign RGB\_snake\_body[3] = 0;
     assign RGB_snake_body[4] = snake_color[1];
93
       assign RGB_snake_body[5] = snake_color[1];
94
       assign RGB snake body[6] = snake color[1];
95
       assign RGB_snake_body [7] = 0;
96
     assign RGB_snake_body[8] = snake_color[2];
97
       assign RGB_snake_body[9] = snake_color[2];
       assign RGB_snake_body[10] = snake_color[2];
99
       assign RGB\_snake\_body[11] = 0;
100
       always @(posedge VGA_CLK[1])
103
       begin
         begin
           if (in_display_area == 0) vga <= 0;
106
           else if (current x==0 || current x==47 || current y==0 || current y
      == 26) vga<=12'b1111_1111_1111; //边框
           else if (current_x == apple_x && current_y == apple_y) vga<=12'
108
      b1011_0100_1001; //苹果
           else if (current_x == snake_x[0] && current_y == snake_y[0] &&
109
      snake_piece_is_display[0]==1) vga <= RGB_snake_head; //蛇头
           else if
111
           (current x = \text{snake } x[1] \&\& \text{ current } y = \text{snake } y[1] \&\&
      snake_piece_is_display[1]==1) ||
           (current_x = snake_x[2] \&\& current_y = snake_y[2] \&\&
113
      snake\_piece\_is\_display[2]==1)
           (current_x = snake_x[3] \&\& current_y = snake_y[3] \&\&
114
      snake\_piece\_is\_display[3] == 1)
           (current_x = snake_x[4] \&\& current_y = snake_y[4] \&\&
115
      snake\_piece\_is\_display[4]==1)
           (current_x = snake_x[5] \&\& current_y = snake_y[5] \&\&
116
```

```
snake\_piece\_is\_display[5] == 1)
           (current_x = snake_x[6] \&\& current_y = snake_y[6] \&\&
117
      snake\_piece\_is\_display[6] == 1)
           (current_x = snake_x[7] \& current_y = snake_y[7] \& 
118
      snake\_piece\_is\_display[7] == 1)
           (current_x = snake_x[8] \&\& current_y = snake_y[8] \&\&
119
      snake\_piece\_is\_display[8] == 1)
           (current_x = snake_x[9] \&\& current_y = snake_y[9] \&\&
120
      snake\_piece\_is\_display[9] == 1)
           (current_x = snake_x[10] \&\& current_y = snake_y[10] \&\&
      snake\_piece\_is\_display[10] == 1)
           (current_x = snake_x[11] \&\& current_y = snake_y[11] \&\&
122
      snake_piece_is_display[11]==1) ||
           (current_x = snake_x[12] \&\& current_y = snake_y[12] \&\&
123
      snake_piece_is_display[12]==1) ||
           (current_x = snake_x[13] \&\& current_y = snake_y[13] \&\&
      snake\_piece\_is\_display[13] == 1)
           (current_x = snake_x[14] \&\& current_y = snake_y[14] \&\&
125
      snake_piece_is_display[14]==1) ||
           (current_x = snake_x[15] \&\& current_y = snake_y[15] \&\&
126
      snake_piece_is_display[15]==1) ||
           (current_x = snake_x[16] \&\& current_y = snake_y[16] \&\&
127
      snake_piece_is_display[16]==1) ||
           (current_x = snake_x[17] \&\& current_y = snake_y[17] \&\&
128
      snake_piece_is_display[17]==1) ||
           (current_x = snake_x[18] \&\& current_y = snake_y[18] \&\&
129
      snake_piece_is_display[18]==1) ||
           (current_x = snake_x[19] \&\& current_y = snake_y[19] \&\&
130
      snake_piece_is_display[19]==1) ||
           (current_x = snake_x[20] \&\& current_y = snake_y[20] \&\&
131
      snake\_piece\_is\_display[20]==1)
           (current_x = snake_x[21] \&\& current_y = snake_y[21] \&\&
      snake\_piece\_is\_display[21]==1)
           (current_x = snake_x[22] \&\& current_y = snake_y[22] \&\&
133
      snake_piece_is_display[22]==1) ||
           (current_x = snake_x[23] \&\& current_y = snake_y[23] \&\&
134
      snake\_piece\_is\_display[23]==1)
           (current_x = snake_x[24] \&\& current_y = snake_y[24] \&\&
135
      snake\_piece\_is\_display[24]==1)
           (current_x = snake_x[25] \&\& current_y = snake_y[25] \&\&
136
      snake\_piece\_is\_display[25] == 1)
```

```
(current_x = snake_x[26] \&\& current_y = snake_y[26] \&\&
137
      snake_piece_is_display[26]==1) ||
           (current_x = snake_x[27] \&\& current_y = snake_y[27] \&\&
138
      snake\_piece\_is\_display[27]==1)
           (current_x = snake_x[28] \&\& current_y = snake_y[28] \&\&
      snake\_piece\_is\_display[28] == 1)
           (current_x = snake_x[29] \& current_y = snake_y[29] \& 
140
      snake_piece_is_display[29]==1) ||
           (current_x = snake_x[30] \&\& current_y = snake_y[30] \&\&
141
      snake_piece_is_display[30]==1) ||
           (current_x = snake_x[31] \&\& current_y = snake_y[31] \&\&
142
      snake_piece_is_display[31]==1)
           )
143
           vga <= RGB_snake_body; //身子
144
           else vga \le 0;
         end
      end
147
148 endmodule
```

#### 子模块: vga\_sync\_generator: 生成行场同步信号

```
'timescale 1ns / 1ps
 module vga_sync_generator(
   // 变量说明见top模块
   input clock,
   output reg h_sync, v_sync,
   output reg [11:0] x_counter, // 列计数
   output reg [10:0] y_counter, // 行计数
   output reg in_display_area // 是否在显示区域 (x counter<1920 && y counter
    <1080)
   );
11
   localparam h_active_pixels= 1024;
12
   localparam h_front_porch=24;
   localparam h_sync_width=136;
14
   localparam h_back_porch=160;
15
   localparam h_total_piexls=(h_active_pixels+h_front_porch+h_back_porch+
16
    h_sync_width);
17
   localparam v_active_pixels=768;
18
```

```
localparam v_front_porch = 3;
19
             localparam v_sync_width = 6;
20
             localparam v_back_porch = 29;
21
             local param \ v\_total\_piexls = (v\_active\_pixels + v\_front\_porch + v\_back\_porch 
22
                 v_sync_width);
23
24
             // counter是否计满
25
             wire x_counter_max = (x_counter == h_total_piexls);
26
             wire y_counter_max = (y_counter == v_total_piexls);
             always @(posedge clock)
29
                    if (x_counter_max)
30
                    x_counter <= 0;
31
                    else
                    x\_counter \le x\_counter + 1;
             always @(posedge clock)
                    if (x_counter_max)
36
                     begin
                            if (y_counter_max)
                           y\_counter <= 0;
                           else
                           y_counter<=y_counter+1; // y_counter只在x_counter满而y_counter未满时
41
                  才加1
                    end
42
43
             always @(posedge clock)
44
                    begin
45
                    h_sync<=!(x_counter>h_active_pixels+h_front_porch && x_counter<
46
                  h_active_pixels+h_front_porch+h_sync_width);
                    v_sync<=!(y_counter>v_active_pixels+v_front_porch && y_counter<
47
                  v_active_pixels+v_front_porch+v_sync_width);
                    end
49
             always @(posedge clock)
50
                    in_display_area <= (x_counter < h_active_pixels) && (y_counter <
52
                  v_active_pixels);
                     end
53
```

54

endmodule

# Audio 模块: 音效输出

```
'timescale 1ns / 1ps
module Audio (
      input clk,
  //
        input rst,
  //
        input SD ctrl,
      input hit_wall,
      input hit_itself,
      input get_apple,
10
      input up, right, down, left,
11
12
      output AUD_PWM,
      output AUD_SD
14
      );
16
  //assign AUD SD = (hit wall | hit itself | get apple | up | right | down |
     left);
19
20 reg [31:0] n_2;//分频系数
_{21} reg [7:0] pitch;
22 reg counter_ena;
                     // 用于开始计时
  reg [127:0] counter; // 用于计时响多久
  assign AUD_SD = counter_ena;
26
      //控制音高,音长
      always @(posedge clk)
28
      begin
29
      if(counter_ena)
      begin
          if(counter = 50000000)
          begin
              counter_ena = 0;
34
              counter = 0;
          end
36
```

```
else
37
                counter = counter + 1;
38
      end
39
      else
40
      begin
41
           if(hit_wall | hit_itself)
42
           begin
43
               counter\_ena = 1;
                counter = 0;
                pitch = 7;
           end
           else if(get_apple)
48
           begin
49
                counter\_ena = 1;
50
                counter = 0;
51
                pitch = 5;
           end
53
           else if(up | right | left | down)
54
           begin
                counter_ena = 1;
                counter = 0;
57
                pitch = 1;
           end
60
           case(pitch)
61
               8'd0:n_2<=32'd0;
               8 'd1:n_2<=32 'd191095;
63
               8 'd2:n_2<=32 'd170270;
               8 'd3:n_2<=32'd151676;
               8 'd4:n_2<=32 'd143163;
               8 'd5:n_2<=32'd127551;
67
               8 'd6:n_2<=32 'd113636;
68
               8 'd7:n 2<=32 'd101235;
               default: n_2 <= 32, d191095;
           endcase
      end
73
      end
74
75
76 get_wave Audio(clk, n_2, counter_ena, AUD_PWM);
77
```

78 79 endmodule

子模块 get\_wave: 获取波形

```
module get_wave(
      input clk_in,
      input [31:0]n_2,
      input rst_n,
      output reg clk_out //分频后的时钟
  );
10 reg [31:0] counter;
11 wire [31:0] n;
|assign n = n_2 / 2;
13
14 initial
15 begin
      clk\_out <= 0;
16
      counter \leq 32 'b0;
18 end
19
20 always@(posedge clk_in or negedge rst_n)
  begin
      if(rst_n = 0)
22
      begin
          clk\_out = 0;
           counter = 0;
      end
26
      else if (n != 32'b0)
      begin
28
          if(counter < n)</pre>
               counter <= counter + 1;</pre>
          else
          begin
               clk_out <= ~clk_out;
               counter \leq 32 'b0;
          end
35
      end
36
```

```
37
38 end
39
40 endmodule
```

/\*------\*/