International Rectifier

IRLR/U3103


HEXFET® Power MOSFET


- Logic-Level Gate Drive
- Ultra Low On-Resistance
- Surface Mount (IRLR3103)
- Straight Lead (IRLU3103)
- Advanced Process Technology
- Fast Switching
- Fully Avalanche Rated


Description

Fifth Generation HEXFETs from International Rectifier utilize advanced processing techniques to achieve the lowest possible on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET Power MOSFETs are well known for, provides the designer with an extremely efficient device for use in a wide variety of applications.

The D-PAK is designed for surface mounting using vapor phase, infrared, or wave soldering techniques. The straight lead version (IRFU series) is for throughhole mounting applications. Power dissipation levels up to 1.5 watts are possible in typical surface mount applications.







Absolute Maximum Ratings

	Parameter	Max.	Units	
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V	55 ^⑤		
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V	39⑤	Α	
I _{DM}	Pulsed Drain Current ⊕ ⑦	220		
P _D @T _C = 25°C	Power Dissipation	107	W	
	Linear Derating Factor	0.71	W/°C	
V_{GS}	Gate-to-Source Voltage	± 16	V	
E _{AS}	Single Pulse Avalanche Energy@⑦	240	mJ	
I _{AR}	Avalanche Current⊕⊘	34	А	
E _{AR}	Repetitive Avalanche Energy ① ⑦	11	mJ	
dv/dt	Peak Diode Recovery dv/dt ③	5.0	V/ns	
TJ	Operating Junction and	-55 to + 175		
T _{STG}	Storage Temperature Range		°C	
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)		

Thermal Resistance

	Parameter	Тур.	Max.	Units
$R_{\theta JC}$	Junction-to-Case		1.4	
$R_{\theta JA}$	Junction-to-Ambient (PCB mount) **		50	°C/W
$R_{\theta JA}$	Junction-to-Ambient		110	

Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	30			V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient		0.037		V/°C	Reference to 25°C, I _D = 1mA
				0.019		V _{GS} = 10V, I _D = 33A ④
R _{DS(on)}	Static Drain-to-Source On-Resistance			0.024	Ω	V _{GS} = 4.5V, I _D = 25A ④
V _{GS(th)}	Gate Threshold Voltage	1.0		_	V	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$
g fs	Forward Transconductance	23			S	V _{DS} = 25V, I _D = 34A⑦
	Drain to Course Leekage Current			25		$V_{DS} = 30V, V_{GS} = 0V$
I _{DSS}	Drain-to-Source Leakage Current			250	μA	V _{DS} = 18V, V _{GS} = 0V, T _J = 150°C
1	Gate-to-Source Forward Leakage			100	- ^	V _{GS} = 16V
I _{GSS}	Gate-to-Source Reverse Leakage			-100	nA	V _{GS} = -16V
Qg	Total Gate Charge			50		I _D = 34A
Q _{gs}	Gate-to-Source Charge			14	nC	$V_{DS} = 24V$
Q _{gd}	Gate-to-Drain ("Miller") Charge			28		V _{GS} = 4.5V, See Fig. 6 and 13 ⊕ ⑦
t _{d(on)}	Turn-On Delay Time		9.0			$V_{DD} = 15V$
t _r	Rise Time		210		ns	$I_D = 34A$
t _{d(off)}	Turn-Off Delay Time		20		115	$R_G = 3.4\Omega, V_{GS} = 4.5V$
t _f	Fall Time		54			$R_D = 0.43\Omega$, See Fig. 10 $\textcircled{4}$
	Internal Drain Inductance		4.5			Between lead,
L _D					nH	6mm (0.25in.)
L _S	Internal Source Inductance		7.5			from package
						and center of die contact®
C _{iss}	Input Capacitance		1600			V _{GS} = 0V
Coss	Output Capacitance		640		pF	$V_{DS} = 25V$
C _{rss}	Reverse Transfer Capacitance		320			f = 1.0MHz, See Fig. 5⑦

Source-Drain Ratings and Characteristics

	Parameter	Min.	Тур.	Max.	Units	Conditions
Is	Continuous Source Current			EE ®		MOSFET symbol
	(Body Diode)		- 55⑤	A	showing the	
I _{SM}	Pulsed Source Current			000	1 ^	integral reverse
	(Body Diode) ①⑦		— 220	220	p-n junction diode.	
V _{SD}	Diode Forward Voltage			1.3	V	$T_J = 25^{\circ}C$, $I_S = 28A$, $V_{GS} = 0V$ ④
t _{rr}	Reverse Recovery Time		81	120	ns	$T_J = 25$ °C, $I_F = 34A$
Q _{rr}	Reverse RecoveryCharge		210	310	nC	di/dt = 100A/µs 46
t _{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L _S +L _D)				

Notes:

- Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11)
- $\$ V_{DD} = 15V, starting T_J = 25°C, L = 300μH R_G = 25Ω, I_{AS} = 34A. (See Figure 12)
- $\begin{tabular}{ll} \begin{tabular}{ll} \be$
- 4 Pulse width $\leq 300 \mu s$; duty cycle $\leq 2\%$
- ⑤ Calculated continuous current based on maximum allowable junction temperature; Package limitation current = 20A
- ⑥ This is applied for I-PAK, L_S of D-PAK is measured between lead and center of die contact
- ② Uses IRL3103 data and test conditions
- ** When mounted on 1" square PCB (FR-4 or G-10 Material).
 For recommended footprint and soldering techniques refer to application note #AN-994






Fig 1. Typical Output Characteristics

Fig 2. Typical Output Characteristics








Fig 4. Normalized On-Resistance Vs. Temperature

3




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 12c. Maximum Avalanche Energy Vs. Drain Current






Fig 13b. Gate Charge Test Circuit

Peak Diode Recovery dv/dt Test Circuit






* V_{GS} = 5V for Logic Level Devices

Fig 14. For N-Channel HEXFETS

Package Outline

TO-252AA Outline

Dimensions are shown in millimeters (inches)




Part Marking Information TO-252AA (D-PARK)

EXAMPLE: THIS IS AN IRFR120

WITH ASSEMBLY


LOT CODE 9U1P



Package Outline

TO-251AA Outline


Dimensions are shown in millimeters (inches)




Part Marking Information TO-251AA (I-PARK)


EXAMPLE: THIS IS AN IRFU120
WITH ASSEMBLY

LOT CODE 9U1P




Tape & Reel Information To-252AA





NOTES:

- 1. CONTROLLING DIMENSION: MILLIMETER.
- 2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).
- 3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



NOTES:

1. OUTLINE CONFORMS TO EIA-481.

International TOR Rectifier

WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, Tel: (310) 322 3331

IR GREAT BRITAIN: Hurst Green, Oxted, Surrey RH8 9BB, UK Tel: ++ 44 1883 732020

IR CANADA: 15 Lincoln Court, Brampton, Ontario L6T3Z2, Tel: (905) 453 2200

IR GERMANY: Saalburgstrasse 157, 61350 Bad Homburg Tel: ++ 49 6172 96590

IR ITALY: Via Liguria 49, 10071 Borgaro, Torino Tel: ++ 39 11 451 0111

IR FAR EAST: K&H Bldg., 2F, 30-4 Nishi-Ikebukuro 3-Chome, Toshima-Ku, Tokyo Japan 171 Tel: 81 3 3983 0086
IR SOUTHEAST ASIA: 1 Kim Seng Promenade, Great World City West Tower, 13-11, Singapore 237994 Tel: ++ 65 838 4630
IR TAIWAN:16 Fl. Suite D. 207, Sec. 2, Tun Haw South Road, Taipei, 10673, Taiwan Tel: 886-2-2377-9936

http://www.irf.com/ Data and specifications subject to change without notice. 11/98

Note: For the most current drawings please refer to the IR website at: http://www.irf.com/package/