# International Rectifier

## IRFB3077PbF


HEXFET® Power MOSFET

#### **Applications**


- High Efficiency Synchronous Rectification in SMPS
- Uninterruptible Power Supply
- High Speed Power Switching
- Hard Switched and High Frequency Circuits

#### **Benefits**

- Worldwide Best R<sub>DS(on)</sub> in TO-220
- Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- Fully Characterized Capacitance and Avalanche SOA
- Enhanced body diode dV/dt and dl/dt Capability



$V_{DSS}$	75V
R <sub>DS(on)</sub> typ.	$\mathbf{2.8m}\Omega$
max.	$3.3$ m $\Omega$
I <sub>D (Silicon Limited)</sub>	<b>210A</b> ①
I <sub>D (Package Limited)</sub>	120A



G	D	S
Gate	Drain	Source

#### **Absolute Maximum Ratings**

Symbol	Parameter	Max.	Units
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V (Silicon Limited)	210①	A
I <sub>D</sub> @ T <sub>C</sub> = 100°C	Continuous Drain Current, V <sub>GS</sub> @ 10V (Silicon Limited)	150①	
$I_D @ T_C = 25^{\circ}C$	Continuous Drain Current, V <sub>GS</sub> @ 10V (Wire Bond Limited	120	
I <sub>DM</sub>	Pulsed Drain Current ②	850	
$P_D @ T_C = 25^{\circ}C$	Maximum Power Dissipation	370	W
	Linear Derating Factor	2.5	W/°C
V <sub>GS</sub>	Gate-to-Source Voltage	± 20	V
dV/dt	Peak Diode Recovery ®	2.5	V/ns
T <sub>J</sub>	Operating Junction and	-55 to + 175	°C
T <sub>STG</sub>	Storage Temperature Range		
	Soldering Temperature, for 10 seconds	300	
	(1.6mm from case)		
	Mounting torque, 6-32 or M3 screw	10lb·in (1.1N·m)	

#### **Avalanche Characteristics**

E <sub>AS (Thermally limited)</sub>	Single Pulse Avalanche Energy 3	200	mJ
I <sub>AR</sub>	Avalanche Current ②	See Fig. 14, 15, 22a, 22b,	Α
E <sub>AB</sub>	Repetitive Avalanche Energy ©		mJ

#### **Thermal Resistance**

Symbol	Parameter	Тур.	Max.	Units
$R_{\theta JC}$	Junction-to-Case ®		0.402	
$R_{\theta CS}$	Case-to-Sink, Flat Greased Surface	0.50		°C/W
$R_{\theta JA}$	Junction-to-Ambient ® 9		62	

www.irf.com 1

#### Static @ $T_J = 25$ °C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	75			٧	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient		0.091		V/°C	Reference to 25°C, I <sub>D</sub> = 5mA <sup>②</sup>
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance		2.8	3.3	mΩ	$V_{GS} = 10V, I_D = 75A$ (§)
$V_{GS(th)}$	Gate Threshold Voltage	2.0		4.0	٧	$V_{DS} = V_{GS}, I_D = 250\mu A$
I <sub>DSS</sub>	Drain-to-Source Leakage Current			20	μΑ	$V_{DS} = 75V$ , $V_{GS} = 0V$
				250		$V_{DS} = 75V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
I <sub>GSS</sub>	Gate-to-Source Forward Leakage			100	nA	$V_{GS} = 20V$
	Gate-to-Source Reverse Leakage			-100		$V_{GS} = -20V$
$R_{G}$	Gate Input Resistance		1.2		Ω	f = 1MHz, open drain

#### Dynamic @ $T_J = 25^{\circ}C$ (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
gfs	Forward Transconductance	160			S	$V_{DS} = 50V, I_{D} = 75A$
$Q_g$	Total Gate Charge		160	220	nC	$I_D = 75A$
$Q_{gs}$	Gate-to-Source Charge		37			$V_{DS} = 38V$
$Q_{gd}$	Gate-to-Drain ("Miller") Charge		42			V <sub>GS</sub> = 10V ⑤
t <sub>d(on)</sub>	Turn-On Delay Time		25		ns	$V_{DD} = 38V$
t <sub>r</sub>	Rise Time		87			$I_D = 75A$
$t_{d(off)}$	Turn-Off Delay Time		69			$R_G = 2.1\Omega$
t <sub>f</sub>	Fall Time		95			V <sub>GS</sub> = 10V ⑤
C <sub>iss</sub>	Input Capacitance		9400		рF	$V_{GS} = 0V$
C <sub>oss</sub>	Output Capacitance		820			$V_{DS} = 50V$
$C_{rss}$	Reverse Transfer Capacitance		350			f = 1.0MHz
C <sub>oss</sub> eff. (ER)	Effective Output Capacitance (Energy Related)		1090			$V_{GS} = 0V$ , $V_{DS} = 0V$ to 60V  See Fig.11
C <sub>oss</sub> eff. (TR)	Effective Output Capacitance (Time Related)®		1260			$V_{GS} = 0V$ , $V_{DS} = 0V$ to 60V ©, See Fig. 5

#### **Diode Characteristics**

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
Is	Continuous Source Current			210①	Α	MOSFET symbol
	(Body Diode)					showing the
I <sub>SM</sub>	Pulsed Source Current			850		integral reverse
	(Body Diode) ②⑦					p-n junction diode.
$V_{SD}$	Diode Forward Voltage			1.3	٧	$T_J = 25^{\circ}C$ , $I_S = 75A$ , $V_{GS} = 0V$ (§
t <sub>rr</sub>	Reverse Recovery Time		42	63	ns	$T_J = 25^{\circ}C$ $V_R = 64V$ ,
			50	75		$T_J = 125^{\circ}C$ $I_F = 75A$
Q <sub>rr</sub>	Reverse Recovery Charge		59	89	nC	$T_J = 25^{\circ}C$ di/dt = 100A/ $\mu$ s $\odot$
			86	130		$T_J = 125^{\circ}C$
I <sub>RRM</sub>	Reverse Recovery Current		2.5		Α	$T_J = 25^{\circ}C$
t <sub>on</sub>	Forward Turn-On Time	Intrins	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)			

#### Notes:

- ① Calculated continuous current based on maximum allowable junction ⑤ Pulse width  $\leq$  400 $\mu$ s; duty cycle  $\leq$  2%. temperature. Bond wire current limit is 120A. Note that current limitations arising from heating of the device leads may occur with some lead mounting arrangements.
- 2 Repetitive rating; pulse width limited by max. junction
- $R_G = 25\Omega$ ,  $I_{AS} = 120A$ ,  $V_{GS} = 10V$ . Part not recommended for use above this value.
- $\P$  I<sub>SD</sub>  $\leq$  75A, di/dt  $\leq$  400A/ $\mu$ s, V<sub>DD</sub>  $\leq$  V<sub>(BR)DSS</sub>, T<sub>J</sub>  $\leq$  175°C.

- 6 Coss eff. (TR) is a fixed capacitance that gives the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$ .
- $\ensuremath{\mathfrak{D}}$  Coss eff. (ER) is a fixed capacitance that gives the same energy as Coss while VDS is rising from 0 to 80% VDSS.
- ® When mounted on 1" square PCB (FR-4 or G-10 Material). For recom mended footprint and soldering techniques refer to application note #AN-994.
- $\ \ \,$   $\ \,$   $\ \,$   $\ \ \,$   $\ \ \,$   $\ \ \,$   $\ \,$   $\ \ \,$   $\ \ \,$   $\ \,$   $\ \ \,$   $\$




Fig 1. Typical Output Characteristics





Fig 3. Typical Transfer Characteristics



**Fig 5.** Typical Capacitance vs. Drain-to-Source Voltage www.irf.com




Fig 2. Typical Output Characteristics




Fig 4. Normalized On-Resistance vs. Temperature






Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage



**Fig 7.** Typical Source-Drain Diode Forward Voltage



**Fig 9.** Maximum Drain Current vs. Case Temperature




Fig 11. Typical C<sub>OSS</sub> Stored Energy




Fig 8. Maximum Safe Operating Area




Fig 10. Drain-to-Source Breakdown Voltage




Fig 12. Maximum Avalanche Energy Vs. DrainCurrent www.irf.com




Fig 13. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 14. Typical Avalanche Current vs. Pulsewidth




Fig 15. Maximum Avalanche Energy vs. Temperature

### Notes on Repetitive Avalanche Curves , Figures 14, 15: (For further info, see AN-1005 at www.irf.com)

- 1. Avalanche failures assumption:
  - Purely a thermal phenomenon and failure occurs at a temperature far in excess of  $T_{jmax}$ . This is validated for every part type.
- 2. Safe operation in Avalanche is allowed as long  $asT_{jmax}$  is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 16a, 16b.
- 4.  $P_{D (ave)}$  = Average power dissipation per single avalanche pulse.
- BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. I<sub>av</sub> = Allowable avalanche current.
- 7.  $\Delta T$  = Allowable rise in junction temperature, not to exceed  $T_{jmax}$  (assumed as 25°C in Figure 14, 15).

t<sub>av =</sub> Average time in avalanche.

D = Duty cycle in avalanche =  $t_{av} \cdot f$ 

 $Z_{th,JC}(D, t_{av})$  = Transient thermal resistance, see Figures 13)

$$\begin{split} P_{D \; (ave)} &= 1/2 \; (\; 1.3 \cdot \text{BV} \cdot \text{I}_{aV}) = \triangle T / \; Z_{thJC} \\ I_{av} &= 2\triangle T / \; [1.3 \cdot \text{BV} \cdot Z_{th}] \\ E_{AS \; (AR)} &= P_{D \; (ave)} \cdot t_{av} \end{split}$$

IRFB3077PbF




Fig 16. Threshold Voltage Vs. Temperature




Fig. 18 - Typical Recovery Current vs. dif/dt




Fig. 17 - Typical Recovery Current vs. di<sub>f</sub>/dt




Fig. 19 - Typical Stored Charge vs. dif/dt




Fig. 20 - Typical Stored Charge vs. dif/dt




Fig 21. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 22a. Unclamped Inductive Test Circuit




Fig 22b. Unclamped Inductive Waveforms





Fig 23a. Switching Time Test Circuit



**Fig 24a.** Gate Charge Test Circuit www.irf.com




Fig 23b. Switching Time Waveforms





Fig 24b. Gate Charge Waveform

#### IRFB3077PbF

# International TOR Rectifier

#### TO-220AB Package Outline (Dimensions are shown in millimeters (inches))



#### NOTES:

- 1.- DIMENSIONING AND TOLERANCING AS PER ASME Y14.5 M- 1994.
- 2.- DIMENSIONS ARE SHOWN IN INCHES [MILLIMETERS].
- 3.- LEAD DIMENSION AND FINISH UNCONTROLLED IN L1.
- 4.- DIMENSION D, D1 & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005" (0.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- √5.→ DIMENSION 61, 63 & c1 APPLY TO BASE METAL ONLY.
- 5. CONTROLLING DIMENSION : INCHES.
- 7.- THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS E,H1,D2 & E1
- 8.- DIMENSION E2 X H1 DEFINE A ZONE WHERE STAMPING AND SINGULATION IRREGULARITIES ARE ALLOWED.
- 9.- OUTLINE CONFORMS TO JEDEC TO-220, EXCEPT A2 (max.) AND D2 (min.)
  WHERE DIMENSIONS ARE DERIVED FROM THE ACTUAL PACKAGE OUTLINE.

SYMBOL	MILLIM	ETERS	INC	HES			
	MIN.	MAX.	MIN.	MAX.	NOTES		
Α	3.56	4.83	.140	.190			
A1	0.51	1.40	.020	.055			
A2	2.03	2.92	.080	.115			
b	0.38	1.01	.015	.040			
b1	0.38	0.97	.015	.038	5		
b2	1.14	1.78	.045	.070			
b3	1.14	1.73	.045	.068	5		
С	0.36	0.61	.014	.024			
c1	0.36	0.56	.014	.022	5		
D	14.22	16.51	.560	.650	4		
D1	8.38	9.02	.330	.355			
D2	11.68	12.88	.460	.507	7		
E	9.65	10.67	.380	.420	4,7		
E1	6.86	8.89	.270	.350	7		
E2	-	0.76	_	.030	8		
e	2.54	2.54 BSC		.100 BSC			
e1	5.08	BSC	.200				
H1	5.84	6.86	.230	.270	7,8		
L	12.70	14.73	.500	.580			
L1	3.56	4.06	.140	.160	3		
øΡ	3.54	4.08	.139	.161			
Q	2.54	3.42	.100	.135			

# HEXFEI 1.— GATE 2.— DRAIN 3.— SOURCE IGBIS, COPACK 1.— GATE 2.— COLLECTOR 3.— EMITTER DIODES 1.— ANODE 2.— CATHODE 3.— ANODE 3.— ANODE

#### TO-220AB Part Marking Information


MEW A-A

EXAMPLE: THIS IS AN IRF1010 LOT CODE 1789

ASSEMBLED ON WW 19, 1997 IN THE ASSEMBLY LINE "C"

SECTION C-C & D-D

Note: "P" in assembly line position indicates "Lead-Free"



TO-220AB packages are not recommended for Surface Mount Application.

Note: For the most current drawing please refer to IR website at: http://www.irf.com/package/

Data and specifications subject to change without notice. This product has been designed and qualified for the Industrial market.

Qualification Standards can be found on IR's Web site.



IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105

TAC Fax: (310) 252-7903