
# Hello LED Digital Systems M, Module 1 Stefano Mattoccia, Università di Bologna


# **Development phases of a Zynq project**




Software development C/C++ for specific OS

# **Example: turning a LED on**

Let's take, for now, an existing device in form of IP Core, named **GPIO** 





AAAAAAAAA

# **Zynq: Addressing space**

- √ (External) memory and addressing space (32 bit) are shared among:
  - ✓ ARM Cortex A9 0
  - ✓ ARM Cortex A9\_1
  - ✓ FPGA
- ✓ Single memory controller (inside the PS) and single addressing space for memory and devices (both ARM and FPGA), that are memory-mapped in the range

## 0x0000000 -> 0xFFFFFFF

✓ The Programmable Logic (FPGA) is connected to the DDR memory controller through the High Performance ports HP 0, 1, 2, 3.


High transfer rate (GB/s) both at reading and writing

### Address Map for processor ps7\_cortexa9\_0 Cell Base Addr High Addr Slave I/f Mem/Rea axi\_gpio\_0 0x41200000 0x4120ffff S\_AXI REGISTER ps7 afi 0 0xf8008000 0xf8008fff REGISTER ps7 afi 1 0xf8009000 0xf8009fff REGISTER ps7\_afi\_2 0xf800a000 0xf800afff REGISTER ps7 afi 3 0xf800b000 0xf800bfff REGISTER ps7\_coresight\_comp\_0 0xf8800000 0xf88fffff REGISTER ps7\_ddr\_0 0x00100000 0x1ffffffff MEMORY ps7\_ddrc\_0 0xf8006000 0xf8006fff REGISTER ps7\_dev\_cfg\_0 0xf8007000 0xf80070ff REGISTER ps7\_dma\_ns 0xf8004000 0xf8004fff REGISTER ps7 dma s 0xf8003000 0xf8003fff REGISTER REGISTER ps7 ethernet 0 0xe000b000 0xe000bfff ps7\_globaltimer\_0 0xf8f00200 0xf8f002ff REGISTER ps7\_gpio\_0 0xe000a000 0xe000afff REGISTER ps7\_gpv\_0 0xf8900000 0xf89fffff REGISTER ps7\_intc\_dist\_0 0xf8f01000 0xf8f01fff REGISTER ps7 iop bus config 0 0xe0200000 0xe0200fff REGISTER

REGISTER


REGISTER

ps7\_ocmc\_0 0xf800c000 0xf800cfff



# Vivado project

✓ Resulting Vivado project to control the 8 LEDs through an IP core (GPIO) AXI lite interface:



- ✓ An AXI interconnected hub has been inserted (automatically) for future insertion of additional AXI lite devices
- ✓ Moreover, a reset controller module has been inserted (automatically) for system reset (Processor System Reset)

7

# **ARM/SDK code (Baremetal OS)**

```
#include <stdio.h>
#include "platform.h"
#include "xil io.h"
#include <unistd.h>
int main()
 init_platform();
  useconds_t sleeping_time_us = 50000;
  printf("Hello LED\n");
 for (c=0;c<=255;c++)
  printf("Xil_Out start %d\n",c);
 Xil_Out8(0x41200000, c);
  printf("Xil_Out done, sleeping for %d us\n",sleeping_time_us);
  usleep(sleeping_time_us);
  for (c=255;c>=0;c--)
  printf("Xil_Out start %d\n",c);
  Xil_Out8(0x41200000, c);
  printf("Xil_Out done, sleeping for %d us\n",sleeping_time_us);
  usleep(sleeping_time_us);
  cleanup_platform();
  return 0;
```

