Designing an Operational Amplifier

Vellios George Serafeim

AEM: 9471


A design algorithm was designed for a first estimate of the op amp parameters. The operand is an n - MOS input and the variation of Vto is chosen to be +- 0.15 V. The L of the transistors was chosen to be 1μ m and the value of Cc to be greater than 0.22 CL .

Specification	Price for AEM: 9471
CL	2.71pF
MR	>18.71v/ m S
Vdd	2.013V
Vs	-2.013V
GB	>7.71MHz
А	>20.71dB
Р	<50.71mW

Based on the above, the algorithm approximately calculated that:

- Cc=0.62pF
- Iref =I5= 11.67 μA
- L=1 m A
- W1=1 μA (S1=0.4467)
- W2=1 μA (S2=0.4467)
- W3=1 μA (S3=1)
- W4=1 µA (S4=1)
- W5=1 μA (S5=0.3819)
- W6=11 μA (S6=10.91)
- W7=2 μA (S7=2.08)
- W8=1 μA (S8=1.0294)

This is how the following original circuit was designed in Spice:




The currents have values close to the theoretical ones, so the next step is tuning .

First we want to increase the GB . Thus we increase W 1, W 2 to 3m. The phase margin is greater than 60 degrees, so we increase W 7 to 3m. Next, we want to increase SR . We increase Iref to 20 uA and τ o W 3 in 2m so I5 becomes 40 uA . We also reduce Cc to 0.6p and increase W 3, W 4 to 1.5m. For temperatures from 0 to 90 degrees Celsius the SR condition is satisfied. But GB was not satisfied for 0 points, so we increase W 1, W 2 to 4m. The phase margin is greater than 60 degrees, so we increase W 7 to 3.5m and decrease W 6 to 10m. Finally the specifications are as follows:

- Cc= 0.6pF
- Iref = 20μA


- I5 = 41.68 m A
- L=1 m A
- W1= 4 μA
- W2= 4 m A
- W3= 1.5 m A
- W4= 1.5 m A
- W5= 2 μA
- W6= 10 m A
- W7 = 3.5 m A
- W8=1 m A


So the figure is as follows:



Calculation of A, GB and phase margin


 $0.1\ V\ Vac$ source on Vin + and ground Vin - (in the above picture). We do AC sweep and we observe from the dB curve (Vout / Vin) which is the largest A and where the curve intersects 0 and therefore how much GB is .





We observe that A=2 7.09 dB > 20.71 dB , which is valid GB =14.233 MHz > 7.71 MHz , valid


For the phase margin, in the same simulation we also put the phase of the output, and in the area where A becomes 0, we see how many degrees the phase is and subtract their absolute value from 180 degrees.




So PM= 180 – 134.7=45.3 degrees, between 45 and 60, accepted.

Calculation of SR

To measure SR we set the operational amplifier in unity gain circuit and apply to the input a square pulse of width 1 V and very short duration. SR is then calculated by finding the maximum slope of the output signal.






So SR=21.729 V/ uS > 18.71 V/ uS, valid.


We are also looking to check if the above conditions apply to temperatures of 0-90 degrees Celsius.

For the SR:




The smallest is for a temperature of 90 degrees Celsius, but the condition also applies to this, since 20.432>18.71.

For A and GB:



The smallest A is for a temperature of 90 degrees where again the condition (20.92>20.71) applies, while the condition for the GB applies to all temperatures since for each GB temperature >10 MHz >7.71 MHz.

For the phase margin:



The phase margin for all values is between 45.3 and 51.8 degrees, which is acceptable.


Fee for the power applies:

Pdiss = (I 6 + I5) × (VDD +VSS)= $(131.2+41.68)*10^{-6}$ 6*4.026=0.00069601488W= 0.696mW < 50.71mW, accepted .


So all conditions are met.


Finally, we replace the ideal current source with a wildar current source with 2 N 2222 bipolar transistors with resistances found after testing to be equal to R 1=259 k, R 2=215 k. The above diagrams are recreated for the new current source and are observed below:

Vellios Georgios Serafeim AEM: 9471



Vellios Georgios Serafeim AEM: 9471





telest.dat (ac...

X Values 979.839n 0.000 979.839n 1,2 MAX(D(V(CL:2))) 21.858M 21.858M 0.000

Vellios Georgios Serafeim AEM: 9471

