

Linux PCI子系统介绍

汪雄峰



1 硬件基础

03 配置空间介绍


02 基本概念介绍

04 初始化流程





什么是PCI设备

- PCI总线
- 并行传输
- 仲裁机制
- 共享总线结构



一颗典型的PCI总线树







PCI与PCIe

PCle总线:

- 差分串行传输
- 点对点结构
- 多条lane





针脚号	定义(B)	说明	定义(A)	说明				
1	+12V	+12V电压	PRSNT1#	热拔插存在检测]			
2	+12V	+12V电压	+12V	+12V电压				
3	RSVD	保留针脚	+12V	+12V电压	Ű	In		
4	GND	地	GND	地	7	///	x4	
5	SMCLK	系统管理总线时钟	JTAG2	测试时钟/TCK			M	
6	SMDAT	系统管理总线数据	JTAG3	测试数据输入/TDI		. 4	x8	11
7	GND	地	JTAG4	测试数据输出/TD0				
8	+3. 3V	+3.3V电压	JTAG5	测试模式选择/TMS				40
9	JTAG1	测试复位/TRST	+3.3V	+3.3V电压				x16
10	3. 3VAUX	3.3V辅助电源	+3.3V	+3.3V电压				
11	WAKE#	链接激活信号	PWRGD	电源准备好信号		1		
12	RSVD	保留针脚	GND	地				
13	GND	地	REFCLK+	差分信号对参考时				
14	HSOp (0)	0号信道发送差分	REFCLK-	钟	x1带宽			
15	HSOn(0)	信号对	GND	地	模式			
16	GND	地	HSIp(0)	0号信道接收差分				
17	PRSNT2#	热拔插存在检测	HSIn(0)	信号对				
18	GND	地	GND	地				


PCIe总线引脚图




PCI与PCIe

PCle总线:


- 差分串行传输
- 点对点结构
- 多条lane





针脚号	定义(B)
1	+12V
2	+12V
3	RSVD
4	GND
5	SMCLK
6	SMDAT
7	GND
8	+3. 3V
9	JTAG1
10	3. 3VAUX
11	WAKE#
12	RSVD
13	GND
14	HSO _D (0)
15	HSOn(0)
16	GND
17	PRSNT2#
18	GND

标准	时钟	传输位宽	每时钟数据	带宽
ISA	4.77 MHz	8	1	4.77 MB/s
ISA	8 MHz	16	0.5	8 MB/s
MCA	5 MHz	16	1	10 MB/s
MCA	5 MHz	32	1	20 MB/s
EISA	8.33 MHz	32	1	33.3 MB/s (16.7 MB/s typically)
VLB	33 MHz	32	1	133 MB/s
PCI	33 MHz	32	1	133 MB/s
PCI-X 66	66 MHz	64	1	533 MB/s
PCI-X 133	133 MHz	64	1	1,066 MB/s
PCI-X 266	133 MHz	64	2	2,132 MB/s
PCI-X 533	133 MHz	64	4	4,266 MB/s
AGP x1	66 MHz	32	1	266 MB/s
AGP x2	66 MHz	32	2	533 MB/s
AGP x4	66 MHz	32	4	1,066 MB/s
AGP x8	66 MHz	32	8	2,133 MB/s
PCIe 1.0 x1	2.5 GHz	1	1	250 MB/s
PCIe 1.0 x4	2.5 GHz	4	1	1,000 MB/s
PCle 1.0 x8	2.5 GHz	8	1	2,000 MB/s
PCIe 1.0 x16	2.5 GHz	16	1	4,000 MB/s
PCIe 2.0 x1	5 GHz	1	1	500 MB/s
PCIe 2.0 x4	5 GHz	4	1	2,000 MB/s
PCIe 2.0 x8	5 GHz	8	1	4,000 MB/s
PCIe 2.0 x16	5 GHz	16	1	8,000 MB/s
PCle 3.0 x1	8 GHz	1	1	1,000 MB/s
PCIe 3.0 x4	8 GHz	4	1	4,000 MB/s
PCIe 3.0 x8	8 GHz	8	1	8,000 MB/s
PCle 3.0 x16	8 GHz	16	1/hlog cer	之。, 的信息的 \$FI81





M.

(16


PCIe硬件形态



SSD




网卡



PCI与PCIe插槽

PCIe总线拓扑




- Root Complex (RC)
- Switch
- Root Port (RP)
- Upstream Port
- Downstream Port
- Endpoint (EP)


为什么需要Switch?

Switch内部结构?



PCIe总线拓扑





为什么需要Switch?

Switch内部结构?



CPU域与PCI域





图 4-7 基于 PCIe 总线的处理器系统 A



- ▶ 事务层
- > 数据链路层
- > 物理层




图 6-1 TLP 的格式



Switch怎么判断数据报文发到下行端口中的哪一个?

查看系统PCI设备

- 查看pci设备拓扑: Ispci –tv (-Dnn)
- 查看配置空间: Ispci -vvv -s BDF号
- 以二进制方式查看配置空间: Ispci -xxx -s BDF号 (-xxxx 查看扩展配置空间)

```
[root@server1 ~]# lspci -tv -Dnn
-+-[0000:7c]---00.0-[7d]--+-00.0 Huawei Technologies Co., Ltd. HNS GE/10GE/25GE RDMA Network Controller [19e5:a222]
                         +-00.1 Huawei Technologies Co., Ltd. HNS GE/10GE/25GE Network Controller [19e5:a221]
                        +-00.2 Huawei Technologies Co., Ltd. HNS GE/10GE/25GE RDMA Network Controller [19e5:a222]
                         \-00.3 Huawei Technologies Co., Ltd. HNS GE/10GE/25GE Network Controller [19e5:a221]
+-[0000:7b]---00.0 Huawei Technologies Co., Ltd. HiSilicon Embedded DMA Engine [19e5:a122]
+-[0000:7a]-+-00.0 Huawei Technologies Co., Ltd. HiSilicon USB 1.1 Host Controller [19e5:a23b]
           +-01.0 Huawei Technologies Co., Ltd. HiSilicon USB 2.0 2-port Host Controller [19e5:a239]
           \-02.0 Huawei Technologies Co., Ltd. HiSilicon USB 3.0 Host Controller [19e5:a238]
+-[0000:74]-+-01.0-[76]--
           +-02.0 Huawei Technologies Co., Ltd. HiSilicon SAS 3.0 HBA [19e5:a230]
           +-03.0 Huawei Technologies Co., Ltd. HiSilicon AHCI HBA [19e5:a235]
           \-04.0 Huawei Technologies Co., Ltd. HiSilicon SAS 3.0 HBA [19e5:a230]
\-[0000:00]-+-00.0-[01]--
           +-04.0-[02]--
           +-08.0-[03]----00.0 LSI Logic / Symbios Logic MegaRAID Tri-Mode SAS3408 [1000:0017]
           +-0c.0-[04-09]----00.0-[05-09]--+-00.0-[06]----00.0 Huawei Technologies Co., Ltd. Hi1822 Family (4*25GE) [19e5:1822]
                                            +-01.0-[07]----00.0 Huawei Technologies Co., Ltd. Hi1822 Family (4*25GE) [19e5:1822]
                                            +-02.0-[08]----00.0 Huawei Technologies Co., Ltd. Hi1822 Family (4*25GE) [19e5:1822]
                                            \-03.0-[09]----00.0 Huawei Technologies Co., Ltd. Hi1822 Family (4*25GE) [19e5:1822]
            +-10.0-[0a]----00.0 Huawei Technologies Co., Ltd. iBMA Virtual Network Adapter [19e5:1710]
            +-11.0-[0b]----00.0 Huawei Technologies Co., Ltd. Hi1710 [iBMC Intelligent Management system chip w/VGA support] [19e5:1711]
            \-12.0-[0c]--
```

PCI域: 总线号(8bit): 设备号(5bit): 功能号(3bit)

例: 0000: 01: 00.0



查看系统PCI设备

- 查看pci设备拓扑: Ispci –tv (-Dnn)
- 查看配置空间: Ispci -vvv -s BDF号
- 以二进制方式查看配置空间: Ispci -xxx -s BDF号 (-xxxx 查看扩展配置空间)

```
[root@server1 ~]# lspci -vvv -s 08:00.0
08:00.0 Ethernet controller: Huawei Technologies Co., Ltd. Hi1822 Family (4*25GE) (rev 45)
        Subsystem: Huawei Technologies Co., Ltd. Device d136
       Control: I/O- Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr+ Stepping- SERR+ FastB2B- DisINTx+
        Status: Cap+ 66MHz- UDF- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- >SERR- <PERR- INTx+
       Latency: 0, Cache Line Size: 32 bytes
        NUMA node: 0
       Region 0: Memory at 80003400000 (64-bit, prefetchable) [size=128K]
        Region 2: Memory at 800034e0000 (64-bit, prefetchable) [size=32K]
        Region 4: Memory at 80003300000 (64-bit, prefetchable) [size=1M]
       Capabilities: [40] Express (v2) Endpoint, MSI 00
               DevCap: MaxPayload 512 bytes, PhantFunc 0, Latency L0s unlimited, L1 unlimited
                       ExtTag+ AttnBtn- AttnInd- PwrInd- RBE+ FLReset+ SlotPowerLimit 0.000W
               DevCtl: CorrErr+ NonFatalErr+ FatalErr+ UnsupReg+
                       RlxdOrd+ ExtTag+ PhantFunc- AuxPwr- NoSnoop+ FLReset-
                       MaxPayload 256 bytes, MaxReadReq 512 bytes
                DevSta: CorrErr+ NonFatalErr- FatalErr- UnsupReg+ AuxPwr+ TransPend-
               LnkCap: Port #0, Speed 8GT/s, Width x16, ASPM not supported
                        ClockPM- Surprise- LLActRep- BwNot- ASPMOptComp+
               LnkCtl: ASPM Disabled; RCB 128 bytes Disabled- CommClk-
                       ExtSynch - ClockPM - AutWidDis - BWInt - AutBWInt -
               LnkSta: Speed 8GT/s (ok), Width x16 (ok)
                        TrErr- Train- SlotClk- DLActive- BWMgmt- ABWMgmt-
               DevCap2: Completion Timeout: Range B, TimeoutDis+, LTR-, OBFF Not Supported
                         AtomicOpsCap: 32bit+ 64bit+ 128bitCAS+
               DevCtl2: Completion Timeout: 50us to 50ms, TimeoutDis-, LTR-, OBFF Disabled
                         AtomicOpsCtl: RegEn-
               LnkCtl2: Target Link Speed: 8GT/s, EnterCompliance- SpeedDis-
                         Transmit Margin: Normal Operating Range, EnterModifiedCompliance- ComplianceSOS-
                         Compliance De-emphasis: -6dB
               LnkSta2: Current De-emphasis Level: -3.5dB, EqualizationComplete+, EqualizationPhasel+
                         EqualizationPhase2+, EqualizationPhase3+, LinkEqualizationRequest-
        Capabilities: [80] MSI: Enable- Count=1/32 Maskable+ 64bit+
                Address: 000000000000000 Data: 0000
                Masking: 00000000 Pending: 00000000
        Capabilities: [a0] MSI-X: Enable+ Count=128 Masked-
                Vector table: BAR=2 offset=00000000
```



查看系统PCI设备

- 查看pci设备拓扑: Ispci -tv (-Dnn)
- 查看配置空间: Ispci -vvv -s BDF号
- 以二进制方式查看配置空间: Ispci -xxx -s BDF号 (-xxxx 查看扩展配置空间)

```
[root@server1 ~]# lspci -xxx -s 08:00.0
08:00.0 Ethernet controller: Huawei Technologies Co., Ltd. Hi1822
00: e5 19 22 18 46 05 18 00 45 00 00 02 08 00 00 00
10: 0c 00 40 03 00 08 00 00 0c 00 4e 03 00 08 00 00
20: 0c 00 30 03 00 08 00 00 00 00 00 00 e5 19 36 d1
30: 00 00 00 00 40 00 00 00 00 00 00 ff 00 00 00
40: 10 80 02 00 e2 8f 00 10 3f 29 19 00 03 f1 43 00
50: 08 00 03 01 00 00 00 00 00 00 00 00 00 00 00 00
60: 00 00 00 00 92 03 00 00 00 00 00 00 0e 00 00 00
80: 05 a0 8a 01 00 00 00 00 00 00 00 00 00 00 00 00
a0: 11 b0 7f 80 02 00 00 00 02 40 00 00 00 00 00 00
b0: 01 c0 03 f8 00 00 00 00 00 00 00 00 00 00 00 00
c0: 03 00 28 80 30 78 ff ff 00 00 00 00 00 00 00 00
```

怎样唯一标识一个PCI设备?

怎样访问一个PCI设备,设备驱动ioremap哪个地址呢?



PCI配置空间


- 配置空间
- ▶ 可以直接访问
- ▶ 用于发现设备
- ➤ 用于分配mem/io地址
- MEM空间
- ▶ 外设驱动访问
- IO空间
- ▶ 外设驱动访问

PCI标准头 空间 PCle特性空 间

设备专有寄存器空 间

访问配置空间

- IO(CFC/CF8寄存器)
- ECAM方式



基本配置空间256字节,扩展配置空间4K



PCI配置空间

64

Bytes

Byte Offset 31 Device ID Vendor ID 00h 04h Status Command 08h Class Code Revision ID BIST Header Type Master Latency Timer Cache Line Size 0Ch 10h 14h 18h Base Address Registers 1Ch 20h 24h Cardbus CIS Pointer 28h Subsystem ID Subsystem Vendor ID 2Ch Expansion ROM Base Address 30h Reserved 34h Capabilities Pointer Reserved 38h Max Lat Min Gnt Interrupt Pin Interrupt Line 3Ch OM14316 Figure 7-5: Type 0 Configuration Space Header

EndPoint 配置空间头

Device ID: 生产厂商指定的16位硬件设备编码

Vendor ID: 标识硬件制造商,如Intel 0x8086

Status: 设备相关状态位寄存器;

Commad: 设备控制寄存器,包括各种使能

Class: 设备所属类编码

Header Type: 设备所属PCI类型,端口设备或桥设备

Base: 基地址寄存器(min memory 128bytes)

Interrupt Pin: 对应PCI INTA#-INTD#四个中断引脚

Interrupt Line: 保存中断路由信息,对应中断控制器

的引脚(IRQ0-IRQ15)

Subsystem vendorld, subsystem deviceld: 进一步识别


设备字段

Expansion ROM Base Register: 设备本身提供的

Firmware映射信息的地址寄存器




PCI配置空间






PCI初始化——设备枚举



- ➤ 遍历0号总线下的所有设备号功能号,device id 和vendor id非全0或全f即存在设备
- ➤ 建立PCI设备对应的内核结构struct pci_dev



PCI初始化——设备枚举



- ➤ 遍历0号总线下的所有设备号功能号,device id 和vendor id非全0或全f即存在设备
- ➤ 建立PCI设备对应的内核结构struct pci_dev
- ▶ 如果某个设备为桥设备则引出1号总线
- ➤ 遍历1号总线下的所有设备号功能号,找出存在的PCI设备
- ▶ 依次递归



PCI初始化代码分析

```
acpi_pci_root_add() //drivers/acpi/pci_root.c

->pci_acpi_scan_root() //arch/arm64/kernel/pci.c

->acpi_pci_root_create();

->pci_scan_child_bus(bus); //枚举设备

->pci_assign_unassigned_root_bus_resources(bus); //分配资源
```

```
Device (PCI2)
 Name ( HID, "PNPOA08") // PCI Express Root Bridge
        CID, "PNPOA03") // Compatible PCI Root Bridge
 Name ( SEG, 2) // Segment of this Root complex
 Name (BBN, 0x80) // Base Bus Number
 Name ( CCA, 1)
 Method ( CRS, 0, Serialized) { // Root complex resources
   Name (RBUF, ResourceTemplate () {
    WordBusNumber ( // Bus numbers assigned to this root
        ResourceProducer, MinFixed, MaxFixed, PosDecode,
       0, // AddressGranularity
       0x80, // AddressMinimum - Minimum Bus Number
       0x87, // AddressMaximum - Maximum Bus Number
       0, // AddressTranslation - Set to 0
       0x8 // RangeLength - Number of Busses
      QWordMemory ( // 64-bit BAR Windows
       ResourceProducer,
       PosDecode,
       MinFixed,
       MaxFixed,
       Cacheable
       ReadWrite,
       0x0, // Granularity
       0xa8800000, // Min Base Address
       Oxaffeffff, // Max Base Address
       0x0, // Translate
       0x77f0000 // Length
     OWordIO (
       ResourceProducer,
       MinFixed.
       MaxFixed.
       PosDecode,
       EntireRange,
       0x0, // Granularity
       0x0, // Min Base Address
       Oxffff, // Max Base Address
       0xafff0000, // Translate
       0x10000 // Length
   }) // Name (RBUF)
   Return (RBUF)
 } // Method( CRS)
```

ACPI表格中的PCI RC编点 **open**Euler

PCI设备枚举代码分析

```
static unsigned int pci scan child bus extend(struct pci bus *bus,
unsigned int available buses)
       unsigned int used buses, normal bridges = 0, hotplug bridges = 0;
       unsigned int start = bus->busn res.start;
       unsigned int devfn, fn, cmax, max = start;
       struct pci_dev *dev;
       int nr devs;
       dev dbg(&bus->dev, "scanning bus\n");
       /* Go find them, Rover! */
       for (devfn = 0; devfn < 256; devfn += 8)
              nr devs = pci scan slot(bus, devfn):
               * The Jailhouse hypervisor may pass individual functions of a
               * multi-function device to a guest without passing function 0.
               * Look for them as well.
              if (isilhouse paravirt() && nr dave == 0) {
 * Scan bridges that are already configured. We don't touch them
 * unless they are misconfigured (which will be done in the second
 * scan below).
for each pci bridge (dev, bus)
        cmax = max;
        max = pci scan bridge extend(bus, dev, max, 0, 0);
        1/*
         * Reserve one bus for each bridge now to avoid extending
         * hotplug bridges too much during the second scan below.
        used buses++;
        if (cmax - max > 1)
                used buses += cmax - max - 1;
```



PCI设备对应的内核结构体

```
struct pci bus
                                        /* Node in list of buses */
        struct list head node;
                                       /* Parent bus this bridge is on */
       struct pci bus *parent;
       struct list head children;
                                        /* List of child buses */
                                       /* List of devices on this bus */
       struct list head devices;
       struct pci dev *self;
                                        /* Bridge device as seen by parent */
                                       /* List of slots on this bus:
        struct list head slots:
                                          protected by pci slot mutex */
       struct resource *resource[PCI BRIDGE RESOURCE NUM]:
       struct list_head resources;
                                        /* Address space routed to this bus */
                                       /* Bus numbers routed to this bus */
        struct resource busn res;
                                        /* Configuration access functions */
        struct pci ops *ops;
       struct pci_ops *backup_ops;
       struct msi controller *msi;
                                       /* MSI controller */
                                       /* Hook for sys-specific extension */
        void
                       *sysdata:
       struct proc dir entry *procdir; /* Directory entry in /proc/bus/pci */
       unsigned char
                                        /* Bus number */
                        number;
                                        /* Number of primary bridge */
       unsigned char
                        primary:
```

PCI总线对应的内核结构体

```
/* The pci_dev structure describes PCI devices */
struct pci_dev
         struct list head bus list;
                                          /* Node in per-bus list */
         struct pci bus *bus:
                                          /* Bus this device is on */
         struct pci bus *subordinate:
                                          /* Bus this device bridges to */
                         *sysdata:
                                          /* Hook for sys-specific extension */
         void
         struct proc dir entry *procent; /* Device entry in /proc/bus/pci */
         struct pci slot *slot:
                                          /* Physical slot this device is in */
         unsigned int
                                          /* Encoded device & function index */
                          devfn;
         unsigned short yendor:
         unsigned short device;
         unsigned short subsystem vendor:
         unsigned short subsystem device
         unsigned int
                                          /* 3 bytes: (base, sub, prog-if) */
                         class;
                                         /* PCI revision. low byte of class word */
                         revision:
                                         /* PCI header type (`multi' flag masked out) */
         u8
                         hdr type:
 #ifdef CONFIG PCIEAER
                                         /* AER capability offset */
         u16
                         aer cap:
         struct aer stats *aer stats;
                                          /* AER stats for this device */
 #endif
                                         /* PCIe capability offset */
         <u>u8</u>
                         pcie_cap;
                                         /* MSI capability offset */
         <u>u8</u>
                         msi cap:
         u8
                                         /* MSI-X capability offset */
                         msix_cap;
         <u>u8</u>
                                         /* PCIe Max Payload Size Supported */
                         pcie mpss:3:
         u8
                                         /* Config register controlling ROM */
                         rom base reg;
                                         /* Interrupt pin this device uses */
         u8
                         pcie flags reg; /* Cached PCIe Capabilities Register */
         u16
         unsigned long *dma alias mask: /* Mask of enabled devfn aliases */
         struct pci driver *driver;
                                          /* Driver bound to this device */
                                      /* Generic device interface */
struct device
               <u>dev</u>;
                                      /* Size of config space */
int
               cfg size:
 * Instead of touching interrupt line and base address registers
 * directly, use the values stored here. They might be different!
unsigned int
struct resource Tesource [DEVICE COUNT RESOURCE]; /* I/O and memory regions + expansion ROMs */
```

PCI设备驱动

```
int pci_setup_device(struct pci_dev *dev)
u32 class;
       u16 cmd;
       u8 hdr type:
       int pos = 0;
       struct pci bus region region;
       struct resource *res;
       hdr type = pci hdr type(dev);
       dev->sysdata = dev->bus->sysdata;
       dev->dev. parent = dev->bus->bridge;
       dev->dev.bus = &pci bus type;
       dev->hdr type = hdr type & 0x7f.
       dev->multifunction = !!(hdr_type & 0x80);
       dev->error state = pci channel io normal:
       set_pcie_port_type(dev);
 struct bus type pci bus type = {
                           = "pci",
          . name
                           = pci bus match,
          . match
                           = pci uevent,
          .uevent
          .probe
                           = pci device probe.
                           = pci device remove.
          .remove
          . shutdown
                           = pci device shutdown,
          . dev groups
                           = pci dev groups,
                           = pci bus groups.
          .bus groups
                           = pci_drv_groups,
          . drv groups
                           = PCI PM OPS PTR,
          . pm
                           = pci bus num vf,
          . num vf
          .dma configure = pci dma configure,
 EXPORT SYMBOL (pci bus type);
```

```
int ret;
       if (!sec)
#endif
       if (ret < 0)
```

PCI驱动

PCI总线

```
static struct pci driver sec pci driver = {
         .name = "hisi sec2",
          id table = sec dev ids,
         .probe = sec probe,
         .remove = sec remove,
         .err handler = &sec err handler,
         .sriov configure = sec sriov configure,
         .shutdown = hisi am dev shutdown.
static int sec probe(struct pci dev *pdev, const struct pci device id *id)
<u>/* ◁ ▷ ⋈ ⋈ ⊼ 및 십 ?</u>1
       struct sec_dev *sec;
        struct hisi qm *qm;
       sec = devm kzalloc(&pdev->dev, sizeof(*sec), GFP KERNEL);
                return -ENOMEM:
#ifdef CONFIG CRYPTO OM UACCE
       qm->phys base = pci resource start(pdev, PCI BAR 2);
       qm->size = pci resource len(qm->pdev, PCI BAR 2):
       qm->io base = devm ioremap(dev, pci resource start(pdev, PCI BAR 2),
                                 pci resource len(qm->pdev, PCI BAR 2));
       if (!qm->io base) {
               ret = -EIO;
               goto err release mem regions:
       ret = dma set mask and coherent(dev, DMA BIT MASK(64)):
               dev err(dev, "Failed to set 64 bit dma mask %d", ret);
               goto err iounmap;
       pci set master(pdev);
       num vec = qm->ops->get irq num(qm);
       ret = pci_alloc_irq_vectors(pdev, num_vec, num_vec, PCI_IRQ_MSI);
       if (ret < 0)
                                                                         Fuler
               dev_err(dev, "Failed to enable MSI vectors!\n");
               goto err iounmap;
```

✓ openEuler kernel gitee 仓库

源代码仓库


https://gitee.com/openeuler/kernel 欢迎大家多多 Star, 多多参与社区开发, 多多贡献补丁。

✓ maillist、issue、bugzilla

可以通过邮件列表、issue、bugzilla 参与社区讨论 欢迎大家多多讨论问题,发现问题多提 issue、bugzilla https://gitee.com/openeuler/kernel/issues https://bugzilla.openeuler.org kernel@openeuler.org

✓ openEuler kernel SIG 微信技术交流群

请扫描右方二维码添加小助手微信 或者直接添加小助手微信(微信号: openeuler-kernel) 备注"交流群"或"技术交流" 加入 openEuler kernel SIG 技术交流群



技术交流





Thank you

