



# Building the traceability for design and testing in Zephyr

Enjia Mai GitHub: @enjiamai

Intel Corporation: Software Developer

# Introduction

- What is traceability
- Why we need traceability
- How we propose to do that
- Conclusion



Enjia Mai enjiamai

Intel contributor to the Zephyr Project Member of Testing WG Zephyr OS developer






## What is traceability

- Requirement ⇔ Design ⇔ Tests
  - Requirement : RTOS features
  - Design: Zephyr Docs
  - Tests: testcases in Zephyr code

Forward / backward traceability



V model





## Why we need traceability

## User perspective

- What features we can use in Zephyr RTOS?
- Which platforms/boards support this feature?
- How are their status/software quality?
  - Test Coverage and Test Results

## Developer perspective

- How to use it: Build documentations, example samples or test cases.
- Does it work well? Test results/report.





# **Open-Source Best Practices**







KEEP THINGS CLOSE TOGETHER




INTEGRATE WITH EXISTING TOOLS



## How we propose to do that

- Integrate into current documentations system
- The method of building traceability
  - Build the requirement docs
  - Refer to the existing design docs
  - Build the test specifications
  - Build the connections

## Traceability








# Integrate into Current Documentations System

- Zephyr documentations system is composed of :
  - Doxygen
  - Sphinx

- Put a section into Zephyr doc navigation pane, it is optional and includes subsections:
  - Software Requirements
  - Test specification
  - Traceability Matrix






# Build the Requirement Docs

- The Requirement docs need to be built.
- The requirements are usually the features of Zephyr RTOS.
- Ex. The spinlock of SMP support, the requirement might be:

"The system shall provide a mechanism for mutual exclusion between multiple physical CPUs using a traditional spinlock primitive."

#### Requirement Docs







# Build the Test specification

 Test specification generate from the existing Doxygen descriptions of the testcase code.

 Need to add more descriptions of testcase code, Ex.

#### The doxygen tags

@brief

@details

- Precondition
- Expected output
- Pass and fail criteria
- Test case ID

#### **Test specification**







## Example:

### Requirement ⇔ Design ⇔ Tests

#### Requirements

#### SMP

● TRCSRS-199345 : Exclusion between physical CPUs



#### **Fulfilled** by

DESIGN\_ARCH\_spinlock\_identical\_interface : spinlocks works in uniprocessor and multiprocessor •

DESIGN\_ARCH\_spinlock\_irqlock : Spinlocks are non-recursive 🗗

DESIGN\_ARCH\_spinlock\_support : basic function of spinlock ₽

#### Validated by

TEST\_VAL\_test\_spinlock\_basic ₽


TEST\_VAL\_test\_spinlock\_bounce\_once ₽

 $TEST\_VAL\_test\_spinlock\_mutual\_exclusion$ 

Primary Text - The system shall provide a mechanism for mutual exclusion between multiple physical CPUs using a traditional spinlock primitive.

#### **Design Specification**

resource. But that means that spinlocks must not be used recursively. Code that holds a specific lock must not try to re-acquire it or it will deadlock (it is perfectly legal to nest **distinct** spinlocks, however). A validation layer is available to detect and report bugs like this.






estcase ID:

270205

#### **Test Specification**





# Traceability Matrix and Test Coverage

**Traceability Matrix** 

Software Requirements <-> Architecture Design Specification

Software Requirements <-> Validation Test Specification

• Requirements to Architecture Specification traceability

• Requirements to Test Specification traceability

Statistics: 61 out of 62 covered: 98%

Statistics: 61 out of 62 covered: 98%

Software Requirements	Architecture Specification
TRCSRS-199262₽	DESIGN_ARCH_heap_definition
TRCSRS-199263₽	DESIGN_ARCH_slab_definition 🗗
TRCSRS-199322₽	DESIGN_ARCH_disabling_individual_interrupts & DESIGN_ARCH_mask_unmask_interrupt &
TRCSRS-199323₽	DESIGN_ARCH_IDT_vector_table DESIGN_ARCH_configurable_direct_interrupts DESIGN_ARCH_configuring_interrupts DESIGN_ARCH_configuring_interrupts_buildtime DESIGN_ARCH_configuring_interrupts_runtime DESIGN_ARCH_raising_exception_nohandler DESIGN_ARCH_raising_exception_nohandler DESIGN_ARCH_synchronously_run_after_interrupt DESIGN_ARCH_synchronously_run_after_interrupt_DESIGN_ARCH_synchronously_run_after_interrupt_DESIGN_ARCH_synchronously_run_after_interrupt_DESIGN_ARCH_synchronously_run_after_interrupt_DESIGN_ARCH_synchronously_run_after_interrupt_DESIGN_ARCH_synchronously_run_after_interrupt_DESIGN_ARCH_synchronously_run_after_interrupt_DESIGN_ARCH_synchronous
TRCSRS-199324₽	DESIGN_ARCH_dedicated_interrupt_stack& DESIGN_ARCH_interrupt_nesting&
TRCSRS-199325₽	DESIGN_ARCH_32bit_hardware_clock@ DESIGN_ARCH_64bit_uptime_counter@ DESIGN_ARCH_convert_time_unit@ DESIGN_ARCH_specify_milliseconds@ DESIGN_ARCH_tickless@

Software Requirements	Validation Test Specification
TRCSRS-199262₽	TEST_VAL_test_k_heap_allocರ್ TEST_VAL_test_mheap_malloc_align4ರ TEST_VAL_test_mheap_malloc_freeರ
TRCSRS-199263&	TEST_VAL_test_mslab_alloc_align@ TEST_VAL_test_mslab_kdefine@ TEST_VAL_test_mslab_kinit@
TRCSRS-199323&	TEST_VAL_test_build_time_direct_interrupt© TEST_VAL_test_build_time_interrupt© TEST_VAL_test_direct_interrupt© TEST_VAL_test_isr_dynamic@ TEST_VAL_test_isr_regular@ TEST_VAL_test_isr_regular@ TEST_VAL_test_revent_interruption@ TEST_VAL_test_run_time_interrupt©
TRCSRS-199324₽	TEST_VAL_test_nested_isr@
TRCSRS-199325&	TEST_VAL_test_clock_cycle & TEST_VAL_test_clock_uptime & TEST_VAL_test_ms_time_duration & TEST_VAL_test_tickless_slice & TEST_VAL_test_tickless_sysclock & TEST_VAL_test_time_conversions &

# Build the connections

#### Requirements

- Achieve by adding extra python modules:
  - Breathe
  - mlx.traceabiliy

By adding "item" label to build the connections between Requirement docs, Design specification and Test specification.

In Test Specification, the content of testcase details should refer to the Doxygen description in source code.

**Test specification** 

Design specification

(Zephyrdocs)

multiple physical CPÚs using a traditional spinlock primitive. item:: TRCSRS-199346 Running threads on specific CPUs Primary Text - The system shall provide a mechanism for running threads on specific CPUs or sets of CPUs. item:: TRCSRS-199347 Support operation on more than one CPU Primary Text - The kernel shall support operation on more than one physical CPU sharing the same kernel state


```
item:: DESIGN MODULE SPINLOCKS APIS
SMP systems provide a more constrained :c:func:`k_spin_lock` primitive
that not only masks interrupts locally, as done by :c:func: irq_lock`, but
also atomically validates that a shared lock variable has been
modified before returning to the caller, "spinning" on the check if
needed to wait for the other CPU to exit the lock. The default Zephyr
implementation of :c:func:`k spin lock` and :c:func:`k spin unlock` is built
on top of the pre-existing :::struct: atomic \ layer (itself usually implemented using compiler intrinsics), though facilities exist for
architectures to define their own for performance reasons.
```

```
code-block:: c
       void test spinlock mutual exclusion(void)
**Brief:**
       Test basic mutual exclusion using interrupt masking
**Details:**
       Validate the spinlocks can be initialized at run-time.
       Validate the spinlocks in uniprocessor context should achieve mutual exclusion using
       interrupt masking.
```

# Traceability generate flow

Current tools

Extra tools






# Test Result

- Use twister to run test automation and get the XML testing report.
  - The pass/fail/skip tests, pass rate, execution time, log, etc.

- Transform the XML test report to a Reports matrix:
  - Better to show the test result between testcases and the boards.

#### Reports Matrix





# Conclusion

- Have traceability provides us:
  - The link between requirements, design and tests.
  - The traceability matrix and test coverage.
  - Spend less effort to build a higher quality SW system.

- What's the next?
  - Solve some opens of test specification generating.



# Q & A

Thank you for listening!