

Deep Dive into Pin Control in Zephyr

Gerard Marull-Paretas gerard.marull@nordicsemi.no

Nordic Semiconductor ASA

9th June 2022

Outline

- Introduction
- State Model
- Devicetree Representation
- The Pin Control API
- Dynamic Pin Control
- Conclusions



Introduction

What is pin control?

- Pin control refers to the hardware blocks that control pin multiplexing and pin configuration parameters, e.g. pull-up/down, drive mode, slew-rate, etc.
- ► Essential for SoC peripherals that have a physical interface, e.g. I2C, SPI, UART, etc.
- ► The way pin control is implemented in hardware is vendor/SoC specific, i.e. non-portable




Figure: Example of pin control centralized into a single per-pin block



Pin control vs. GPIO

- ➤ Some functionality covered by a pin controller driver **overlaps** with GPIO drivers, e.g. setting pull-up resistor
- The main purpose of pin control is to perform both signal multiplexing and pin configuration (e.g. slew-rate) required for the correct operation of a peripheral
- ► **GPIO** drivers are for **general purpose control** of a pin, that is, when its logic level is read or **controlled manually**
- ► **GPIO** can be usually seen as a **subset of pin control**. In the future GPIO drivers could **re-use** pin control infrastructure

Pin Control in Zephyr < 3.1

- Each vendor implemented its own solution
- pinmux API existed, but had design limitations and was not always used
- Custom Devicetree representations, some platforms did not even use Devicetree but harcoded configuration in board C code



Figure: Pin control in Zephyr < 3.1

Pin Control in Zephyr < 3.1: Example (I)

Listing: Pin control in nRF, Zephyr 2.7

Pin Control in Zephyr < 3.1: Example (II)

```
/* boards/arm/nucleo_h743zi.dts */
&usart3 {
    pinctrl-0 = <&usart3_tx_pd8 &usart3_rx_pd9>;
    ...
};
```

```
/* drivers/serial/uart_stm32.c */
static int uart stm32 init(const struct device *dev)
   /* Configure dt provided device signals when available */
   err = stm32_dt_pinctrl_configure(config->pinctrl_list, ...);
}
#define STM32 UART INIT(index)
   static const struct soc_qpio_pinctrl uart_pins_##index[] =
       ST STM32 DT INST PINCTRL(index. 0):
   static const struct uart stm32 config uart stm32 cfg ##index = {
       .pinctrl list = uart pins ##index,
       .pinctrl list size = ARRAY SIZE(uart pins ##index),
   7:
```

Listing: Pin control in STM32, Zephyr 2.7

Pin Control in Zephyr < 3.1: Example (III)

```
/* boards/arm/mimxrt1010 evk/pinmux.c */
static int mimxrt1010 evk init(const struct device *dev)
    CLOCK_EnableClock(kCLOCK_Iomuxc);
    CLOCK EnableClock(kCLOCK IomuxcSnvs):
    #if DT NODE HAS STATUS(DT NODELABEL(lpuart1), okay) & CONFIG SERIAL
      /* LPUART1 TX/RX */
      IOMUXC_SetPinMux(IOMUXC_GPIO_09_LPUART1_RXD, 0);
      IOMUXC SetPinMux(IOMUXC GPIO 10 LPUART1 TXD, 0);
      IOMUXC_SetPinConfig(IOMUXC_GPIO_09_LPUART1_RXD,
                          IOMUXC_SW_PAD_CTL_PAD_PKE_MASK
                          IOMUXC SW PAD CTL PAD SPEED(2)
                          IOMUXC SW PAD CTL PAD DSE(6)):
      IOMUXC_SetPinConfig(IOMUXC_GPIO_10_LPUART1_TXD,
                          IOMUXC SW PAD CTL PAD PKE MASK
                          IOMUXC_SW_PAD_CTL_PAD_SPEED(2)
                          IOMUXC_SW PAD_CTL_PAD_DSE(6));
    #endif
SYS INIT(mimxrt1010 evk init, PRE KERNEL 1, 0):
```

Listing: Pin control in i.MX RT, Zephyr 2.7



Pin control in Zephyr >= 3.1

- Introduced a new pinctrl API in Zephyr 3.0
- Standardizes a few aspects of pin control:
 - State model, inspired by Linux Kernel approach
 - ► Standardizes **common properties**, e.g. bias-pull-up
 - All vendor-specific bits are contained in Devicetree and a SoC specific header
 - ► All **drivers** use the **same mechanism** to configure pins
- pinctrl will be mandatory for any new platform starting from Zephyr 3.1 onwards



Figure: Pin control in Zephyr >= 3.1 (CC-BY-SA-4.0, Wikipedia)

State Model

State Model: Background

- Some device drivers need a certain pin configuration to be applied to work correctly. This includes signal multiplexing and other configurations such as pull-up resistors
- Pin configuration requirements may change at runtime,
 e.g. when suspending the device
- Each required pin configuration is modeled as a state, following Linux Kernel approach
- States encode all necessary pin configurations and are independent of each other (they can be applied in any order)
- States isolate driver code from pin configuration: a driver just applies a state



State Model: Example

I2C0 peripheral (master)						
default state			sleep state			
SDA	•	Pin: PA0 Drive: Open-Drain Low-Power: No	SDA	•	Pin: PA0 Drive: Default Low-Power: Yes	
SCL	•	Pin: PA1 Drive: Open-Drain Low-Power: No	SCL	•	Pin: PA1 Drive: Default Low-Power: Yes	



Standard States

- In general, pin control states can have arbitrary names
- ► A naming convention has been established for the most common use cases
- Standardization brings consistency and paths for optimization. Example: sleep state is automatically discarded if CONFIG_PM_DEVICE=n

State	Identifier	Purpose
defaul	PINCTRL_STATE_DEFAULT PINCTRL_STATE_SLEEP	State of the pins when the device is in operational state State of the pins when the device is in low power or sleep modes

Custom States

- Some device drivers may require custom states beyond default or sleep
- ➤ **Solution**: define custom state identifiers named as PINCTRL_STATE_{NAME}, where {NAME} is the capitalized state name
- ▶ It is important that custom state identifiers both are in driver's scope and start from PINCTRL_STATE_PRIV_START to avoid clashes with standard states

Custom States: Example

- ► A device driver needs different states depending on the runtime bus operating speed: slow or fast
- ► **Solution**: define PINCTRL_STATE_SLOW and PINCTRL_STATE_FAST custom state identifiers

```
/* identifier for 'slow' state */
#define PINCTRL_STATE_SLOW PINCTRL_STATE_PRIV_START
/* identifier for 'fast' state */
#define PINCTRL_STATE_FAST PINCTRL_STATE_PRIV_START + 1
```

Listing: Identifiers for custom states slow and fast

Skipping states

- ► In some software configurations, certain pin control **states** may be left **unused**, thus wasting ROM space
- ➤ States can be skipped (not stored) if a definition named PINCTRL_SKIP_{STATE_NAME} expanding to 1 is in driver's scope when pin control configuration is defined

```
#ifndef CONFIG_PM_DEVICE
/* If device power management is not enabled, "sleep"
 * state will not be stored, even if defined in Devicetree.
 */
#define PINCTRL_SKIP_SLEEP 1
#endif
```

Listing: sleep state is skipped if CONFIG_PM_DEVICE=n

Devicetree Representation

States

- ► Each device's pin control state is represented in Devicetree by pinctrl-N properties, where N is the state index starting from zero. Property content is vendor specific.
- ► The pinctrl-names property is then used to assign the state to each state property by index

Listing: Pin control states for periph0

Pin configuration

- ► There are **multiple** ways to represent the pin configurations in Devicetree
- ► All representations encode the **same information**: the pin multiplexing and the pin configuration parameters
- Representation choice depends largely on vendor preferences
- A couple of popular choices: grouping and node-based
- ➤ Standardized properties are mandatory. For example, bias-pull-up has to be used to activate a pin pull-up resistor. They are pre-defined in pincfg-node-group.yaml or pincfg-node.yaml

Pin configuration: grouping approach (I)

- ► Multiple signals can be **grouped** if they share the same pin configuration
- ▶ Pin configuration parameters for a particular state are enclosed in a single Devicetree node
- ► Platforms using this approach: Atmel, Gigadevice, Nordic, NXP*, Raspberry Pi

Pin configuration: grouping approach (II)

```
/* board-pinctrl.dtsi */
#include <vnd-soc-pkqxx.h>
&pinctrl {
    /* Node with pin configuration for default state */
    periph0_default: periph0_default {
        group1 {
            /* Mappings: PERIPHO SIGA->PXO. PERIPHO SIGC->PZ1 */
            pinmux = <PERIPHO SIGA PXO>, <PERIPHO SIGC PZ1>;
            /* Pins PXO and PZ1 have pull-up enabled */
            bias-pull-up;
        };
        groupN {
            /* Mappings: PERIPHO SIGB->PY7 */
            pinmux = <PERIPHO SIGB PY7>:
        };
    };
};
```

Listing: Pin configuration for periph0, default state

Pin configuration: grouping approach (III)

```
/* und-soc-pkgxx.h */
...
/* encode pinmux entry in a 32-bit field */
#define VNDSOC_PIN(...)
...
/* valid mappings for SoC package 'xx' (may be autogenerated) */
#define PERIPHO_SIGA_PXO VNDSOC_PIN(X, 0, MUXO)
#define PERIPHO_SIGB_PY7 VNDSOC_PIN(Y, 7, MUX4)
#define PERIPHO_SIGC_PZ1 VNDSOC_PIN(Z, 1, MUX2)
...
```

Listing: Pre-defined valid mappings for periph0 (optional)

Pin configuration: grouping approach (IV)

```
/* board.dts */
#include "board-pinctrl.dtsi"

&periph0 {
    pinctrl-0 = <&periph0_default>;
    pinctrl-names = "default";
};
```

Listing: States definition for periph0

Pin configuration: node approach (I)

- ► A **state** is assigned with a **set of nodes**, each one containing the configuration for a single pin
- It requires a node per pin and per state (nodes can not be re-used for multiple states)
- ▶ Recommended only if nodes can be pre-defined, it can become too verbose otherwise
- ► Platforms using this approach: ITE, Microchip, Renesas R-Car, SiFive, STM32, TI, ITE

Pin configuration: node approach (II)

```
/* und-soc-pkgxx.dtsi
  * File with valid nodes for a specific package (may be autogenerated).
  * This file is optional, but recommended. Note the /omit-if-no-ref/
  * keyword is added to discard node if not used.
  */
&pinctrl {
    /* Mapping for PERIPHO SIGA -> PXO, to be used for default state */
    /omit-if-no-ref/ periph0_siga_px0_default: periph0_siga_px0_default {
        pinmux = <VNDSOC_PIN(X, 0, MUX0)>;
    }:
    /* Mapping for PERIPHO SIGB -> PY7, to be used for default state */
    /omit-if-no-ref/ periphO sigb py7 default: periphO sigb py7 default {
        pinmux = <VNDSOC PIN(Y, 7, MUX4)>:
    };
    /* Mapping for PERIPHO SIGC -> PZ1, to be used for default state */
    /omit-if-no-ref/ periph0_siqc_pz1_default: periph0_siqc_pz1_default {
        pinmux = <VNDSOC_PIN(Z, 1, MUX2)>;
    };
}:
```

Listing: Pre-defined nodes with valid mappings for periph0 (optional)

Pin configuration: node approach (III)

```
/* board-pinctrl.dts */
#include <und-soc-pkgxx.dtsi>

/* Enable pull-up for PXO (default state) */
&periph0_siga_px0_default {
    bias-pull-up;
};

/* Enable pull-up for PZ1 (default state) */
&periph0_sigc_pz1_default {
    bias-pull-up;
};
```

Listing: Properties are assigned by board as needed

Pin configuration: node approach (IV)

Listing: States definition for periph0

The Pin Control API

Pin Control Drivers

- ► There is a single pin control driver per SoC, so it is effectively a singleton.
- Pin control drivers only need to implement a single function call: pinctrl_configure_pins
- ► Vendor specific bits are defined in pinctrl_soc.h. This header that must be in the include path and must define:
 - pinctrl_soc_pin_t, the pin configuration opaque type
 - Z_PINCTRL_STATE_PINS_INIT, the macro responsible for Devicetree parsing
- Reference implementation and test (uses grouping approach): tests/drivers/pinctrl/api/src

Pin Control Drivers: Example (I)

```
compatible: "vnd,pinctrl"
include:
    - name: base.yaml
    - name: pincfg-node-group.yaml
      child-binding:
        child-binding:
          property-allowlist:
            - bias-pull-down
            - bias-pull-up
child-binding:
  child-binding:
    properties:
      pinmux:
        required: true
        type: array
```

Listing: Example Devicetree binding for a pin control driver (grouping approach)

Pin Control Drivers: Example (II)

```
/* board-pinctrl.dtsi */
&pinctrl {
    periph0 default: periph0 default {
        group1 {
            pinmux = <PERIPHO SIGA PA5>,
                     <PERIPHO SIGB PA6>;
            bias-pull-up;
       };
   };
};
/* board.dts */
&periph0 {
    pinctrl-0 = <&periph0_default>;
    pinctrl-names = "default";
};
```

Listing: Devicetree definition of periph0 default state

Pin Control Drivers: Example (III)

```
/**
 * State initializer (invoked for every device state)
 * It takes the node stored in prop first index, e.g. for
 * pinctrl-0 'periph0 default', and iterates over its children,
 * i.e. groups. In each group, it iterates over all 'pinmux'
 * elements. using the 'Z PINCTRL STATE PIN INIT' initializer.
 * Oparam node id Device's node (e.g. periph0)
 * Oparam prop Property holding n-th state, e.g. pinctrl-0
 */
#define Z PINCTRL STATE PINS INIT(node id, prop)
      DT FOREACH CHILD VARGS (
        DT PROP BY IDX(node id, prop, 0),
        DT FOREACH PROP ELEM,
        pinmux, Z PINCTRL STATE PIN INIT
```

Listing: Example of Z_PINCTRL_STATE_PINS_INIT macro



Pin Control Drivers: Example (IV)

```
/** Pin configuration type (here a 32-bit bit field) */
typedef uint32_t pinctrl_soc_pin_t;
/**
 * Pin configuration initializer (VND XXX macros are used to
 * encode configuration in a 32-bit field)
 * Oparam node id Group node, e.g. group1
 * Oparam prop Property holding pinmux (always 'pinmux')
 * Oparam idx Index of the pinmux element, e.g. 0, 1...
 */
 #define Z PINCTRL STATE PIN INIT(node id, prop, idx)
    (DT PROP BY IDX(node id, prop, idx) |
     ((VND_PULL_UP * DT_PROP(node_id, bias_pull_up))
      << VND PULL POS) /
     ((VND PULL DOWN * DT PROP(node id, bias pull down))
      << VND PULL POS)
   ),
```

Listing: Pin configuration initializer used by Z_PINCTRL_STATE_PINS_INIT



Pin Control Drivers: Example (V)

```
{
    (PERIPHO_SIGA_PA5 | VND_PULL_UP),
    (PERIPHO_SIGB_PA6 | VND_PULL_UP),
}
```

Listing: Result of Z_PINCTRL_STATE_PINS_INIT when invoked for periphO, default state

Using pin control in drivers (I)

- Driver binding needs to include pinctrl-device.yaml, pre-defines pinctrl-0..4 and pinctrl-names properties
- pinctrl-0 and pinctrl-names properties may be flagged as required (improves error diagnostics)

```
# vnd,periph.yaml
...
compatible: "vnd,periph"
...
include: [base.yaml, pinctrl-device.yaml]
...
```

Listing: vnd, periph binding includes pinctrl-device.yaml

Using pin control in drivers (II)

- Driver needs to define its pin control configuration by using PINCTRL_DT_DEFINE or PINCTRL_DT_INST_DEFINE macros
- ▶ Driver needs to keep a reference to the defined pin control configuration by using PINCTRL_DT_DEV_CONFIG_GET or PINCTRL_DT_INST_CONFIG_GET macros

Using pin control in drivers (III)

```
/* A driver for the "und, periph" compatible device */
#define DT_DRV_COMPAT und_periph
#include <zephyr/drivers/pinctrl.h>
struct vnd_periph_config {
    /* Reference to instance's pinctrl configuration */
    const struct pinctrl_dev_config *pcfg;
};
#define VND_PERIPH_DEFINE(i)
    /* Define pinctrl configuration for instance "i" */
    PINCTRL DT INST DEFINE(i);
    static const struct and periph config and periph config ##i = f
       /* Keep a ref. to the pinctrl configuration for instance "i" */
        .pcfq = PINCTRL_DT_INST_DEV_CONFIG_GET(i),
    DEVICE_DT_INST_DEFINE(i, vnd_periph_init, NULL, &vnd_periph_data##i,
                          Gund periph config##i, ...);
DT INST FOREACH STATUS OKAY(VND PERIPH DEFINE)
```

Listing: Example of vnd, periph driver defining pin control

Using pin control in drivers (IV)

Driver can apply any defined pin control state by using pinctrl_apply_state

Listing: default state applied at driver initialization stage

Dynamic Pin Control

Dymamic Pin Control

- Dynamic pin pontrol refers to the capability of changing pin configuration at runtime
- Useful in situations where the same firmware needs to run onto slightly different boards
- Can be enabled by setting CONFIG_PINCTRL_DYNAMIC=y
- Device pin control configuration is stored in RAM instead of ROM, thus allowing state swapping. States are still kept in ROM
- An alternative set of states can be set at runtime using pinctrl_update_states
- Limited to uninitialized devices

Dymamic Pin Control: Example (I)

- ▶ uart0 is routed to one or another set of pins at boot time depending on the Button 1 state.
- ▶ **⑤** samples/boards/nrf/dynamic_pinctrl




Figure: Configuration for nRF52840 DK

Dymamic Pin Control: Example (II)

```
/ {
    zephyr,user {
        uart0_alt_default = <&uart0_alt_default>;
        uart0_alt_sleep = <&uart0_alt_sleep>;
    };
};
&pinctrl {
    /* Alternative pin configuration for UARTO */
    uart0_alt_default: uart0_alt_default {
        group1 {
            psels = <NRF_PSEL(UART_TX, 1, 5)>,
                     <NRF PSEL(UART RTS, 1, 4)>;
        };
        . . .
    };
};
```

Listing: Alternative uart0 pin configuration defined in Devicetree

Dymamic Pin Control: Example (III)

```
/* define uartO alternative configurations (taken from DT) */
PINCTRL_DT_STATE_PINS_DEFINE(DT_PATH(zephyr_user),
                             uart0 alt default);
#ifdef CONFIG PM DEVICE
PINCTRL DT STATE PINS DEFINE(DT PATH(zephyr user),
                             uart0_alt_sleep);
#endif
/* all uart0 alternative states (default and sleep) */
static const struct pinctrl_state uart0_alt[] = {
    PINCTRL DT STATE INIT(uart0 alt default,
                          PINCTRL STATE DEFAULT).
#ifdef CONFIG PM DEVICE
    PINCTRL_DT_STATE_INIT(uart0_alt_sleep,
                          PINCTRL_STATE_SLEEP),
#endif
}:
```

Listing: Define uart0 alternative configurations (taken from DT)

Dymamic Pin Control: Example (IV)

Listing: Update uart0 states to the alternative set

Dymamic Pin Control: Example (V)

```
ⅎ
                                            Terminal
              : /dev/ttyACM0
                                               port is
                                                              : /dev/ttyUSB0
flowcontrol
              : none
                                               flowcontrol
                                                              : none
              : none
                                               parity is
                                                              : none
databits are : 8
                                               databits are
                                                             : 8
stopbits are
                                               stopbits are
escape is
               : C-a
                                               escape is
                                                              : C-a
local echo is : no
                                               local echo is
              : no
                                               noinit is
                                                              : no
              : no
                                                              : no
hangup is
                                               hangup is
              : no
                                                              : no
                                                            : SZ -VV
send cmd is
             : SZ -VV
                                               send cmd is
receive cmd is : rz -vv -E
                                               receive cmd is : rz -vv -E
imap is
                                               imap is
omap is
                                               omap is
emap is
              : crcrlf,delbs,
                                               emap is
                                                             : crcrlf,delbs,
logfile is
              : none
                                               logfile is
                                                             : none
                                               initstring
              : none
exit after is : not set
                                               exit after is : not set
              : no
                                               exit is
                                                              : no
Type [C-al [C-h] to see available commands
                                               Type [C-a] [C-h] to see available commands
Terminal ready
                                               Terminal ready
```

Figure: Two serial terminals (left: default, right: alternative)

Dymamic Pin Control: Example (VI)




Figure: Boot without pressing Button 1: Hello World! printed on the default set of pins

Dymamic Pin Control: Example (VII)




Figure: Boot pressing Button 1: Hello World! printed on the alternative set of pins

Conclusions

Conclusions

- Pin control is heavily vendor dependent, non-portable
- ► State model allows to **isolate** drivers from pin configurations, API is used the **same way** independently of the vendor
- State model allows to solve in a generic way problems such as pin configuration in sleep or low power modes
- Devicetree representation has been partially standardized (common properties, e.g. bias-pull-up)
- All vendor specific bits are contained in Devicetree and a SoC specific header
- ► Even if limited, **dynamic pin control** allows to route peripheral signals to another set of pins at **runtime**



THANK YOU!

Questions?

https://github.com/teslabs/zds-2022-pinctrl