



# Arm® core + DSP Co-simulation With customized QEMU in Zephyr

Hake Huang, NXP Semiconductors Hake.huang@nxp.com



#### Speakers



Hake Huang Software Engineer, NXP Semiconductor

Software Engineer from NXP.member of Zephyr Testing Working group.Coordinator of Zephyr-RTOS project




- How a simulator can benefit
- A brief intro to QEMU
- ☐ SOC co-simulator design pattern
- i.MX RT595 QEMU co-simulator



How a simulator can benefit



## **Simulator Benefits**





A brief intro to QEMU



- QEMU is a machine emulator: it can run an unmodified target operating system (such as Windows® or Linux®) and all its applications in a virtual machine
- QEMU is made of several subsystems:
  - CPU emulator (currently x86, PowerPC, ARM, Sparc, RISC-V, XTENSA etc.,)
  - Emulated devices (e.g. VGA display, 16450 serial port, PS/2 mouse and keyboard, IDE hard disk NE2000 network card, ...)
  - Generic devices (e.g. block devices, character devices, network devices) used to connect the emulated
  - devices to the corresponding host devices
  - Machine descriptions (e.g. PC, PowerMac, Sun4m) instantiating the emulated devices
  - Debugger
  - User interface



Consider the case where we must translate the following PowerPC instruction to x86 code:

addi 
$$r1, r1, -16$$
 #  $r1 = r1 - 16$ 

The following micro operations are generated by the PowerPC code translator:

**Guest Instructions** 

When the code generator is run, the following host code is output:

Host Instructions

Picture source Ref1



Key Concepts for Full-system emulation

Object file is parsed to get its symbol table, its relocations entries and its code section.

The micro operations are located in the code section using the symbol table.

The relocations of each micro operations are examined to get the number of constant parameters.


A memory copy in C is generated to copy the micro operation code..

For some hosts such as ARM, constants must be stored near the generated code because they are accessed with PC relative loads with a small displacement.



Co-simulator design





inter-core inter-operation?

- A real time IPC
- Easy to expand to complex scenario

D-Bus <a href="https://www.freedesktop.org/wiki/Software/dbus/">https://www.freedesktop.org/wiki/Software/dbus/</a>

- is a message bus system, a simple way for applications to talk to one another.
- helps coordinate process lifecycle
- heavily tested in the real world over several years



A <u>QEMU</u> process whose read/write to device address will translate to dbus operations in python script running as <u>dbus-daemon process</u>

```
mu_device


+ opertaion mu_init(): void
+ operation operdbus_client_mua_read(int): int
+ operation dbus_client_mua_write(): void
+ signal on_signal(): void
```



#### 4 routines to enable a QEMU dbus device (init, interrupt, write and read)

```
static void dbus client mua init(Object *obj)
   /*find the TYPE DBUS OBJ object*/
   s->dbus_dbus_conn = g_bus_get_sync(G_BUS_TYPE_SESSION, NULL, &err);
   s->dbus.proxy = g_dbus_proxy_new_sync(s->dbus.dbus_conn,
                     G DBUS PROXY FLAGS NONE,
                     NULL, /* GDBusInterfaceInfo */
                     "org.qemu.client",
                                             /* name */
                     "/org/qemu/client",
                                           /* object path */
                     "org.qemu.client.mua", /* interface */
                              /* GCancellable */
                     &err);
       g signal connect(s->dbus.proxy,
            "g-signal",
           G_CALLBACK (on_signal),
           5);
```





A Python® dbus daemon is written here for easy transaction implement


We call it dbus\_mu\_service.py


import dbus.service import dbus.mainloop.glib

https://dbus.freedesktop.org/doc/dbus-python/




#### Real Hardware










Zephyr-RT **OS Magics** 



```
ctimer4: ctimer@2c000 {
  compatible = "nxp,lpc-ctimer";
  reg = <0x2c000 0x1000>;
  interrupts = <40 0>;
  status = "disabled";
▶ ■ mikroe_clicker_i
▶ ■ mimx8mm evk
mimx8mp phyboard pollu:
➤ mimxrt1010_evk
➤ mimxrt1015_evk
                                                                                           compatible = "nxp,mipi-dsi-21";
#address-cells = <1>;
▶ IIII mimxrt1024 evk
► mimxrt1060_evk
► mimxrt1064_evk
                                                                                                 <&clkctl1 MCUX MIPI DSI ESC CLK>.
▶ III mimxrt1170 evk
                                                                                           □ board.cmake

□ CMakeLists.txt
                                                                                    mailbox_a: mailbox@50110000 {
    compatible = "nxp,imx-mu-rev2";
    reg = <0x50110000 0x1000>;
    CMakeLists.txt

Kconfig

Kconfig.board

Kconfig.defconfig
    mimxrt595_evk_cm33.dts
      mimxrt595 evk cm33 defconfic

◆ Mimort595_evk_xtensa.dts × rxxp_rt5xx_dsp.dtsi

▶ III arm
▶ ■ common
▶ III nios2
                                                                                        compatible = "sample_controller";
▶ ■ shields
  ▶ ■ eso32
                                                                                  compatible = "mmio-sram";
  esn32s2 franzininh
                                                                                   reg = <0x60000000 0x4000000>;
  ▶ ■ esp32s2_saola
  ▶ ■ esp32s3_devkitm
  ▶ ■ heltec wifi lora32 v2
  ▶ I intel_adsp_ace15_mtpm
  ▶ ■ intel_adsp_cavs25
                                                                                   core_intc: core_intc@0 {
  ▶ ■ mSsticke plus
                                                                                        reg = <0x00 0x400>;
                                                                                       interrupt-controller;
#interrupt-cells = <3>
      □ board.cmake
                                                                                   mailbox_b: mailbox@50111000 {
                                                                                        compatible = "nxp,imx-mu-rev2";
       L Kconfig.defconfig
                                                                                        reg = <0x40111000 0x1000>;
       mimort595 evk xtensa.dts
                                                                                        //the interrupt is not comply with real hardware(23)
       /* mimxrt595 evk xtensa.vaml
```

dit Selection Find View Goto Tools Project Preferences Help


► mec2016evb\_assy6797 ▶ ■ mercury\_xu

▶ I non adsp imx8m




•i.MX RT595 QEMU Co-simulator with DSP






- Share the same binary with real i.MX RT595 board on Zephyr
- Re-use Zephyr framework for DSP development
- ✓ Inter-operation from i.MX RT595 Cortex-M33 core to Fusion® DSP











- \$ git clone git://git.qemu.org/qemu.git
- \$./configure --target-list=arm-softmmu
- \$ make
- **\$./build/**qemu-system-arm -nographic -machine rt595-m33,boot-base-addr=0x18001000 -kernel /home/shared/temp/zephyr.elf





## Tensilica is known for its customizable Xtensa microprocessor core, which is used in i.MX RT595

- \$ git clone git://git.qemu.org/qemu.git \$ mkdir qemu-xtensa ; cd qemu-xtensa
- \$ ../qemu/configure --prefix=`pwd`/root --target-list=xtensa-softmmu,xtensaeb-softmmu
- \$ make install
- \$ ./qemu-system-xtensa -nographic -machine
   xt-rt595-nommu -semihosting -cpu sample\_controller

Note: the implementation of this part is only for demo purpose, thus the underlying DSP settings are reused from simple controller supported in Zephyr



	CM33 Process	Dbus daemon	DSP Process
APP	Print the received message through ipm	Implement the MU logic	Send 'pong' message through ipm
OS	Zephyr RTOS	Host OS	Zephyr RTOS
Simulator	CM33 QEMU	Host PC	QEMU XTENSA



Cortex\_m33

000000040000000-0000000040000fff (prio 0, i/o): rt rstctl0 000000040001000-0000000040001fff (prio 0, i/o): rt clkctl0 000000040002000-0000000040002fff (prio 0, i/o): rt sysctl0 000000040020000-0000000040020fff (prio 0, i/o): rt rstctl1 000000040021000-0000000040021fff (prio 0, i/o): rt\_clkctl1 000000040022000-0000000040022fff (prio 0, i/o): rt sysctl1 000000040025000-0000000040025fff (prio 0, i/o): RT PINT 000000040080000-0000000040080fff (prio 0, i/o): iotkit-secctl-ns-regs 000000040106000-0000000040106fff (prio 0, i/o): rt.flexcomm 000000040110000-0000000040110fff (prio 0, i/o): dbus\_client\_mua 000000040113000-0000000040113fff (prio 0, i/o): rt-ostimer 000000040122000-0000000040122fff (prio 0, i/o): rt.flexcomm.i2c 000000040127000-0000000040127fff (prio 0, i/o): rt.flexcomm.i2c 000000040134000-0000000040134fff (prio 0, i/o): rt.flexspi 000000040135000-0000000040135fff (prio 0, i/o): rt pmc 000000040136000-00000000401360ff (prio 0, i/o): sdhci 000000040137000-00000000401370ff (prio 0, i/o): sdhci 00000004013a000-000000004013afff (prio 0, i/o): rt-lpadc 00000004013c000-000000004013cfff (prio 0, i/o): rt.flexspi 00000004020d000-000000004020dfff (prio 0, i/o): rt.flexcomm 000000040004000-0000000040004fff (prio 0, i/o): IOPCTL 000000040026000-0000000040026fff (prio 0, i/o): PERIPHERAL MUXES 000000040033000-0000000040033fff (prio 0, i/o): CACHE Control 0 000000040034000-0000000040034fff (prio 0, i/o): CACHE Control 1 000000040100000-0000000040102fff (prio 0, i/o): HS GPIO 000000040204000-0000000040206fff (prio 0, i/o): SEC\_HS\_GPIO 000000040012000-0000000040012fff (prio 0, i/o): armsse-cpu-pwrctrl 00000004001f000-000000004001ffff (prio 0, i/o): armsse-cpuid 000000050000000-000000005fffffff (prio -1500, i/o): alias alias 3 @arm-sse-cpu-container0 000000040000000-000000004fffffff 000000050010000-000000050010fff (prio 0, i/o): cachectrl0 000000050011000-000000050011fff (prio 0, i/o): CPUSECCTRLO

dbus mu



Fusion DSP (RT595\_XTENSA) 000000000800000-000000000807fff (prio 0, ram): sram0 000000000808000-000000000080ffff (prio 0, ram): sram1 000000000810000-0000000000817fff (prio 0, ram): sram2 000000000818000-000000000081ffff (prio 0, ram): sram3 000000000820000-0000000000827fff (prio 0, ram): sram4 000000000828000-000000000082ffff (prio 0, ram): sram5 000000000830000-0000000000837fff (prio 0, ram): sram6 000000000838000-00000000083ffff (prio 0, ram): sram7 000000000840000-00000000084ffff (prio 0, ram): sram8 000000000850000-000000000085ffff (prio 0, ram): sram9 000000000860000-00000000086ffff (prio 0, ram): sram10 000000000870000-000000000087ffff (prio 0, ram): sram11 000000000880000-000000000089ffff (prio 0, ram): sram12 0000000008a0000-00000000008bffff (prio 0, ram): sram13 0000000008c0000-00000000008dffff (prio 0, ram): sram14 0000000008e0000-0000000008fffff (prio 0, ram): sram15 000000000940000-000000000097ffff (prio 0, ram): sram17 000000000980000-00000000009bffff (prio 0, ram): sram18 0000000009c0000-0000000009fffff (prio 0, ram): sram19 000000000a00000-0000000000a3ffff (prio 0, ram): sram20 000000000a40000-0000000000a7ffff (prio 0, ram): sram21 000000000a80000-0000000000abffff (prio 0, ram): sram22 000000000ac0000-0000000000afffff (prio 0, ram): sram23 000000000b00000-000000000b3ffff (prio 0, ram): sram24 000000000b40000-000000000b7ffff (prio 0, ram): sram25 000000000b80000-000000000bbffff (prio 0, ram): sram26 000000000bc0000-000000000bfffff (prio 0, ram): sram27 0000000000000000000000000003ffff (prio 0, ram): sram28 000000000c40000-000000000c7ffff (prio 0, ram): sram29 000000000c80000-000000000cbffff (prio 0, ram): sram30 000000000cc0000-000000000cfffff (prio 0, ram): sram31 00000003ffc0000-00000003ffdffff (prio 0, ram): xtensa.dataram1 00000003ffe0000-00000003fffffff (prio 0, ram): xtensa.dataram0 00000004000000-000000004001ffff (prio 0, ram): xtensa.instram0 000000040111000-0000000040111fff (prio 0, i/o): dbus\_client\_mub -000000050000000-000000053ffffff (prio 0, ram): xtensa.sysrom0 000000060000000-00000006fffffff (prio 0, ram): xtensa.sysram0

dbus\_mu



## Show time

Microsoft Teams

zds2023 recording meeting

2023-05-23 12:52 UTC

Recorded by

Organized by

Hake Huang Hake Huang

zds2023 recording meeting

Microsoft Teams

2023-05-23 13:31 UTC

Recorded by

Organized by

Hake Huang

Hake Huang



- Extension work
- 1. Create several customized QEMU for CI testing
- 2. Use those QEMU system for code coverage analysis
- 3. Extend user cases with co-simulation



## Refences:

- QEMU introduce https://www.usenix.org/legacy/event/usenix05/tech/freenix/full\_p apers/bellard/bellard.pdf
- i.MX RT595 Reference manual

https://www.nxp.com/webapp/Download?colCode=IMXRT500RM



## Thank you

For any issues or questions, please feel free to email me or Zephyr Test Working Group testing-wg@lists.zephyrproject.org