Zephyr[™]Project

Developer Summit
June 8-10, 2021 • @ZephyrloT

Demand Paging

When software is bigger than available memory

DANIEL LEUNG
INTEL CORPORATION



"640K ought to be enough for anybody"

Agenda




- What is Demand Paging
- Why Demand Paging
- Demand Paging in Zephyr
- Current Status

What is Demand Paging




- Virtual memory management scheme where a memory page is brought into physical memory if access is needed
 - Application has access to more usable memory
 - Need MMU for translation between physical and virtual addresses
 - Requires Backing Store to store page not in physical memory
 - Usually storage with lower cost than memory hardware (e.g. SRAM)
 - Modified page will need to be written back into backing store






- More code, more data → need more memory
 - More features and complex ideas






- Consolidation → do more with one device
 - More and more code and data





 Demand paging gives the application a larger address space for code and data




... basically... that's it.



- But there are drawbacks...
 - Requires hardware support for address translation (e.g. MMU)
 - Code execution and data access are in virtual address space
 - Additional hardware as backing store
 - Latency due to swapping memory pages between physical memory and backing store
 - If page is already in physical memory → Negligible
 - If not, need to copy from usually much slower backing store to physical memory.
 - More if no free physical pages available and need to copy data back into backing store to free up a physical page.




Conceptually...






How Zephyr handle when bytes not in memory...











Overall...





- But wait... what if the eviction algorithm code is paged out?!
 - Results in a page fault within a page fault, within another page fault and so on...
 - Solution is to <u>PIN</u> the code in memory...
 - Necessary code and data get put into particular linker sections.
 - Everything in these sections are pinned in memory and will not be paged out.



Current Status



- On architecture,
 - Only x86-32 has the architecture code to support demand paging.
- On eviction algorithm,
 - Only has a sample NRU (Not Recently Used) eviction algorithm in tree for testing.
- On backing store implementation,
 - One using memslab is used as demo and for testing.



Zephyr[™]Project

Developer Summit
June 8-10, 2021 • @ZephyrloT