life.augmented

Zephyr on STM32: What you need to know

Erwan Gouriou - STMicroelectronics

Zephyr Developper Summit

June 2023 – Prague

A bit about myself

- Working @STMicroelectonics, Le Mans
- Started Zephyr in 2016
- Initially contributed as a Linaro assignee
- Contributed to Device Tree introduction
- STM32 & Shields maintainer
- ST Zephyr Technical leader

- Github: erwango
- Discord: ErwanG

Why proposing this talk ?

life.augmented

What you'll learn from this talk

- # STM32 resources
- # STM32 parts support
- # Clock configuration
- # Peripherals
- # Power Management
- # Trusted Firmware Support
- # Join the party
- # Questions

STM32 support in Zephyr

- 380+ contributors issued 5000+ commits
- 130+ boards supported
- 180+ Supported SoC (19 series)
- 40+ peripherals supported
- Wide range of features
  TF-M, USB, Ethernet, CAN, BLE, LoRa..

life.augmented

STM32 resources

Zephyr RTOS

Complemented with STM32Cube Ecosystem



How we're integrating STM32Cube HAL

- STM32CubeMCU packages are stored under zephyr **hal_stm32** module
  - Forks of https://github.com/STMicroelectronics/STM32CubeXX
  - Updated at each Zephyr release
  - Patches allowed under specific conditions

- STM32Cube APIs are used for Zephyr drivers developments
  - Allows reuse of validated code and factorization
  - HAL, LL or CMSIS files used depending on drivers specifics

Misc on STM32Cube HALs

- Use CMSIS files to populate dts node properties
  - Eg: hal_stm32: stm32cube/stm32l4xx/soc/stm32l431xx.h

- You can mix Zephyr and STM32Cube APIs in your application
  - See https://github.com/zephyrproject-rtos/hal_stm32#use-stm32cube-in-your-application

- CONFIG_USE_STM32_ASSERT=y

Configuring a STM32 based board



life.augmented

1- Select a STM32 part

```
 2  * Copyright (c) 2023 STMicroelectronics
 3  *
 4  * SPDX-License-Identifier: Apache-2.0
 5  */
 6
 7  /dts-v1/;
 8  #include <st/h7/stm32h7b3Xi.dtsi>
 9
10  / {
11          model = "STMicroelectronics STM32H7B3I DISCOVERY KIT board";
12          compatible = "st,stm32h7b3i-dk";
13
```

life.augmented

Identify a supported STM32 part

- **Series**: STM32H7
- **SoC variant**: B3
- Pin count: Not used: X
- **SoC Package memory size**: I
- In **dts/arm/st/h7**, look for **stm32h7b3Xi.dtsi**

life.augmented

Add a STM32 part not supported yet

- Add a memory size variant:
  - Eg STM32H7B3 1MB Flash variant:

- Add a SoC variant:

2- Clock settings



Clock tree settings



Fixed clocks

- High Speed (Internal, External)
- Configurable clocks
- Low speed, ..

PLL(s)

- Input: multiplier, divisor
- Output clocks (PLL P, PLL Q, ..) and division factors

Core source clock

Peripheral bus speeds

STM32 clock configuration with device tree

```
&clk_hsi48 {
	status = "okay";
};

&clk_hse {
	clock-frequency = <DT_FREQ_M(24)>;
	status = "okay";
};

&pll {
	div-m = <12>;
	mul-n = <280>;
	div-p = <1>;	/* used for system clock (280 MHz) */
	div-q = <7>;	/* FDCAN bit quantum clock (80 MHz) */
	div-r = <2>;
	clocks = <&clk_hse>;
	status = "okay";
};

&pll3 {
	div-m = <8>;
	mul-n = <60>;
	div-p = <2>;
	div-q = <2>;
	div-r = <20>;	/* 9 MHz pixel clock for LTDC */
	clocks = <&clk_hse>;
	status = "okay";
};
```

```
&rcc {
	clocks = <&pll>;
	clock-frequency = <DT_FREQ_M(280)>;/* Core clock */
	d1cpre = <1>;			/* D1 domain Core prescaler */
	hpre = <1>;			/* D1 domain AHB prescaler */
	d1ppre = <4>;			/* D1 APB3: 70MHz */
	d2ppre1 = <2>;			/* D2 AHB1: 140MHz */
	d2ppre2 = <2>;			/* ... */
	d3ppre = <8>;
};
```

life.augmented

More information on https://docs.zephyrproject.org/latest/build/dts/api/bindings.html#stmicroelectronics-st

Need help on clocks ?

- Reference manuals
- STM32CubeMX



3- Configure peripherals

What are the peripherals supported ?

What are the configurations supported for this peripheral ?

How to configure usual settings (pinctrl, domain clocks, DMA) ?

Supported peripherals

- Device tree is the main reference:
  - dts/arm/st/<my_series>
  - Start from <my_part>.dtsi file
  - Follow inclusions up to series root file
- Missing instance of device
  - Add missing node.
  - Get config info from CMSIS files
- Missing device
  - Check for support in a compatible series

life.augmented

Device configuring options



STMicroelectronics (st)

- st,stm32-aes
- st,stm32-backup-sram
- st,stm32-bbram
- st,stm32-bdma
- st,stm32-can
- st,stm32-ccm
- st,stm32-clock-mux
- st,stm32-counter
- st,stm32-cryp
- st,stm32-dac
- st,stm32-dma
- st,stm32-dma-v1
- st,stm32-dma-v2
- st,stm32-dma-v2bis
- st,stm32-dmamux
- st,stm32-eeprom
- st,stm32-ethernet
- st,stm32-exti
- st,stm32-fdcan
- st,stm32-flash-controller
- st,stm32-fmc
- st,stm32-fmc-nor-psram
- st,stm32-fmc-sdram
- st,stm32-gpio
- st,stm32-hse-clock
- st,stm32-hsem-mailbox
- st,stm32-i2c-v1
- st,stm32-i2c-v2
- st,stm32-i2s

Node specific properties | Deprecated node specific properties | Base properties

Properties not inherited from the base binding file.

Name	Type	Details
clk-divider	int	Divides the kernel clock giving the time quanta clock that is fed to the CAN core(FDCAN_CKDIV). Note that the divisor is common to all 'st,stm32-fdcan' instances. Divide by 1 is the peripherals reset value and remains set unless this property is configured. Legal values: 1, 2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, 24, 26, 28, 30
bus-speed-data	int	data phase bus speed in Baud/s This property is **required**.
sjw-data	int	Resynchronization jump width for the data phase. (ISO11898-1:2015) This property is **required**.
prop-seg-data	int	Time quantums of propagation segment for the data phase. (ISO11898-1:2015)

life.augmented

devicetree .org

Common STM32 device settings: pinctrl

```
/dts-v1/;
#include <st/h7/stm32h7b3Xi_dtsi>
#include <st/h7/stm32h7b3lihxq-pinctrl.dtsi>

/ {
        model = "STMicroelectronics STM32H7B3I DISCOVERY KIT board";
        compatible = "st,stm32h7b3i-dk";

        chosen {
                zephyr,console = &usart1;
        };
};

&usart1 {
        pinctrl-0 = <&usart1_tx_pa9 &usart1_rx_pa10>;
        pinctrl-names = "default";
        current-speed = <115200>;
        status = "okay";
};
```

```
&usart1_tx_pa9 {
        /delete-property/ bias-pull-up;
        bias-pull-down;
};
```



Available in https://github.com/zephyrproject-rtos/hal_stm32
Generated from https://github.com/STMicroelectronics/STM32_open_pin_data

life.augmented

Additional points on pinctrl

- If you're getting following error, run `west update`

```
-- Found BOARD.dts: /local/mcu/zephyrproject/zephyr/boards/arm/stm32h7b3i_dk/stm32h7b3i_dk.dts
In file included from <command-line>:
/local/mcu/zephyrproject/zephyr/boards/arm/stm32h7b3i_dk/stm32h7b3i_dk.dts:9:10: fatal error: st/h7/stm32h7b3lihxq-pinctrl.dtsi:
 No such file or directory
    9 | #include <st/h7/stm32h7b3lihxq-pinctrl.dtsi>
      |          ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
compilation terminated.
CMake Error at /local/mcu/zephyrproject/zephyr/cmake/modules/extensions.cmake:3714 (message):
  failed to preprocess devicetree files (error code 1):
  /local/mcu/zephyrproject/zephyr/boards/arm/stm32h7b3i_dk/stm32h7b3i_dk.dts
Call Stack (most recent call first):
```

- Pinctrl can also be used to enable MCO
  - See STM32: Configure MCO pin through device tree pinctrl · Issue #31912 · zephyrproject-rtos/zephyr (github.com)

Common STM32 device settings: DMA

```
&usart1 {
        dmas = <&dmamux1 2 25 STM32_DMA_PERIPH_TX>,
               <&dmamux1 1 24 STM32_DMA_PERIPH_RX>;
        dma-names = "tx", "rx";
};

&dma1 {
        status = "okay";
};

&dmamux1 {
        status = "okay";
};
```

- DMA is enabled based on “dmas” prop
- Config depends on dma “compatible”:
  - st,stm32-dma-v1
  - st,stm32-dma-v2
  - st,stm32-dma-v2bis
  - st,stm32-dmamux

- See Bindings section in docs.zephyrproject.org: st,stm32-dmamux

```
STM32 DMAMUX controller

The STM32 DMAMUX is a direct memory access multiplexer
capable of supporting independent DMA channels.
DMAMUX clients connected to the STM32 DMA ultiplexer must use a two-cell spe
for each dmamux channel: a phandle to the DMA multiplexer plus the following
  1. channel: the mux channel from 0 to <dma-channels> - 1
  2. slot: the request line Multiplexer ID
  3. channel-config: A 32bit mask specifying the DMA channel configuration
  which is device dependent:
      -bit 6-7 : Direction  (see dma.h)
            0x0: MEM to MEM
            0x1: MEM to PERIPH
            0x2: PERIPH to MEM
            0x3: reserved for PERIPH to PERIPH
```

- Note:
  - Plan to configure dma device props in .dtsi files
  - DMA support has to be checked directly in drivers

Common STM32 device settings: domain clock

- Use cases:
  - Select a 48MHz clock
  - Select a specific PLL output
  - Select a clock persistent in Stop Mode

- STM32CubeMx:




```
&clk_hsi {
        status = "okay";
};

&usart1 {
        clocks = <&rcc STM32_CLOCK_BUS_APB2 0x00004000>,
                 <&rcc STM32_SRC_HSI USART1_SEL(2)>;
};
```

Note: Analog pinctrl configurations are available for all pins

Power Management

life.augmented

STM32 Power Management – SoC level

- PM handling is made available per series basis
  - In /soc/arm/st_stm32/stm32yy/power.c
  - In .dtsi:

```
power-states {
        stop0: state0 {
                compatible = "zephyr,power-state";
                power-state-name = "suspend-to-idle";
                substate-id = <1>;
                min-residency-us = <20>;
        };
        stop1: state1 {
                compatible = "zephyr,power-state";
                power-state-name = "suspend-to-idle";
                substate-id = <2>;
                min-residency-us = <100>;
        };
};
```

- Requires a kernel tick source available when core clock is gated
  - LPTIM used automatically when CONFIG_PM=y
  - Requires:

```
&lptim1 {
        clocks = <&rcc STM32_CLOCK_BUS_APB1 0x80000000>,
                 <&rcc STM32_SRC_LSE LPTIM1_SEL(3)>;
        status = "okay";
};
```

STM32 Power Management – Device level

- CONFIG_PM_DEVICE support in GPIO, UART, I2C
- PM samples available on STM32 PM samples
- Example of LP-UART device configuration:

```
&lpuart1 {
	clocks = <&rcc STM32_CLOCK_BUS_APB1_2 0x00000001>,
		 <&rcc STM32_SRC_LSE LPUART1_SEL(3)>;

	current-speed = <9600>; /* Max supported with LSE */

	/* Comment these lines to use LPUART as wakeup-source */
	pinctrl-1 = <&analog_pb10 &analog_pb11>;
	pinctrl-names = "default", "sleep";

	/* Un-comment this line to use LPUART as wakeup-source */
	/* wakeup-source; */

	status = "okay";
};
```

Note: Analog pinctrl configurations are available for all pins

Trusted Firmware-M

life.augmented

Trusted Firmware-M Overview

Trusted Firmware-M (TF-M) is a reference implementation of the Platform Security Architecture (PSA) IoT Security Framework. It defines and implements an architecture and a set of software components that aim to address some of the main security concerns in IoT products.

https://docs.zephyrproject.org/latest/services/tfm/overview.html

Zephyr/TF-M on STM32

- Only STM32 platforms supported in Zephyr TF-M are supported
- Partitioning is defined in TF-M: platform/ext/target/stm/b_u585i_iot02a/include/flash_layout.h

```
/* Flash layout for b_u585i_iot02a  with BL2 (multiple image boot):
*
* 0x0000_0000 SCRATCH (64KB)
* 0x0001_0000 BL2 - counters(16 KB)
* 0x0001_4000 BL2 - MCUBoot (84 KB)
* 0x0002_7000 OTP Write Protect (4KB)
* 0x0002_8000 NV counters area (16 KB)
* 0x0002_c000 Secure Storage Area (16 KB)
* 0x0003_0000 Internal Trusted Storage Area (16 KB)
* 0x0003_4000 Secure image     primary slot (384 KB)
* 0x0009_4000 Non-secure image primary slot (512 KB)
* 0x0011_4000 Secure image     secondary slot (384 KB)
* 0x0017_4000 Non-secure image secondary slot (512 KB)
*
* Bl2 binary is written at 0x1_2000:
* it contains bl2_counter init value, OTP write protect, NV counters area init.
*/
```

boot_partition

slot0_partition
slot0_ns_partition
slot1_partition
slot1_ns_partition
storage_partition

life.augmented

Next steps and conclusion

Next steps

- PM extension/completion
- XIP on External memories
- Stick with Zephyr evolutions (USB, DMA, ..)
- Backlog

Jump in!

Contribute your changes and fixes

Watch changes on the areas you care about

Take part in reviews

~50 PR/month > Help welcome ;-)

life.augmented

Questions ?

life.augmented

Thank you

life.augmented

Supported on STM32

Zephyr

devicetree
.org



zephyr / dts / arm / st / f7 / **stm32f723.dtsi**

56 lines (46 loc) · 1.1 KB

```
15          };
16
17          dtcm: memory@20000000 {
18                  compatible = "zephyr,memory-region", "arm,dtcm";
19                  reg = <0x20000000 DT_SIZE_K(64)>;
20                  zephyr,memory-region = "DTCM";
21          };
22
23          itcm: memory@0 {
24                  compatible = "zephyr,memory-region", "arm,itcm";
25                  reg = <0x00000000 DT_SIZE_K(16)>;
26                  zephyr,memory-region = "ITCM";
27          };
28
29          soc {
30                  usbphyc: usbphyc@40017c00 {
31                          compatible = "st,stm32-usbphyc";
32                          reg = <0x40017c00 0x400>;
33                          #phy-cells = <0>;
34                  };
35
36                  usbotg_hs: usb@40040000 {
37                          phys = <&usbphyc>;
38                          maximum-speed = "high-speed";
39                  };
40
41                  sdmmc2: sdmmc@40011c00 {
42                          compatible = "st,stm32-sdmmc";
43                          reg = <0x40011c00 0x400>;
44                          clocks = <&rcc STM32_CLOCK_BUS_APB2 0x00000080>;
45                          interrupts = <103 0>;
46                          status = "disabled";
47                  };
```

life.augmented

For further support in creating a PowerPoint presentation, including graphic assets, formatting tools and additional information on the ST brand

you can visit the ST Brand Portal
https://brandportal.st.com

life.augmented