



# Introduce Hardware-Level Device Isolation to Zephyr

Jaxson Han & Huifeng Zhang – Arm

jaxson.han@arm.com
GitHub: https://github.com/povergoing

huifeng.zhang@arm.com

GitHub: https://github.com/SgrrZhf



### Introduce Hardware-Level Device Isolation to Zephyr

#### **Authors**



Jaxson Han



**Huifeng Zhang** 



### Contents


- Background
- SMMU
- Zephyr device model
- Zephyr HW-level device isolation
- Conclusion



#### More and more DMA device drivers on RTOS

- An observation:
  - The number of DMA devices on Low-power platforms is increasing.
    - IoT industry
    - ...
  - More RTOS on high-performance platforms with variety of DMA devices
    - Automotive Industry (high-performance & safety)
- New challenges for Zephyr:


DMA device bypass the system access control? How to restrict DMA devices?






#### DMA devices might be buggy or even malicious

- DMA devices can break the system
  - WiFi chip bug[1], [2], [3]
    - permission leaks
    - remote control
  - DMA attack[4],[5],[6]
    - steal data or cryptographic keys
    - install or run spyware and other exploits
    - modify the system to allow backdoors or other malware
- More DMA drivers added into Zephyr






How to restrict DMA devices on Zephyr?


- [1] https://googleprojectzero.blogspot.com/2017/04/over-air-exploiting-broadcoms-wi-fi 4.html
- [2] <u>https://googleprojectzero.blogspot.com/2017/04/over-air-exploiting-broadcoms-wi-fi\_11.html</u>
- [3] https://www.bleepingcomputer.com/news/security/vulnerabilities-found-in-highly-popular-firmware-for-wifi-chips/
- [4] https://web.archive.org/web/20160304055745/http://www.hermann-uwe.de/blog/physical-memory-attacks-via-firewire-dma-part-1-overview-and-mitigation
- [5] https://www.manageengine.com/device-control/prevent-dma-attacks.html
- [6] https://en.wikipedia.org/wiki/DMA\_attack



#### Why HW-level device isolation is needed

 Zephyr uses MMU/MPU to isolate the thread memory regions to protect the system.









#### Why HW-level device isolation is needed

- However, MMU/MPU can only restrict memory accesses from CPUs.
- Memory accesses from DMA are NOT protected by MMU/MPU
- May cause system crash or security issues







#### How to mitigate the issue

- Hardware-level isolation can mitigate the issue
  - SMMU (System MMU, Arm)
  - o IOMMU (IO MMU, Intel)
  - xPPU (Xilinx peripheral protection unit)
  - Other vendor FireWall
  - 0 ..
- SMMU support allows systems to share A-profile page tables with peripherals
  - widely used in Rich OSes (e.g. Linux) and hypervisor
  - isolate the DMA access
  - eliminate the requirement for physically contiguous pages for DMA buffers
  - extend old DMA device access
  - accelerate virtualization
  - be flexible to switch passthrough or virtualization



#### How to mitigate the issue

- But too powerful
  - Fully supporting SMMU/IOMMU increases overhead for Zephyr
  - Inappropriate to add SMMU/IOMMU for low-power platforms.
    - increased cost
    - power consuming
- What we do
  - Partially enable SMMUv3 (as an impl example) for DMA device isolation
    - lower the overhead by using linear mapping (lower TLB miss)
    - isolate every DMA devices to improve the security
  - Add a Subsystem interface to manage DMA device isolation
    - easier to use for driver, components and applications
    - to support more hardware-level isolation technologies



#### What's more apart from the isolation

- Zephyr as a Virtual Machine Manager (VMM) or a hypervisor?
  - needs SMMU/IOMMU driver to support the virtualization
    - passthrough, VirtlO or ...
  - accelerate the DMA access
- Zephyr to support more platforms?
  - devices require SMMU/IOMMU in some high-performance platform
  - To support some 32-bit DMA devices on 64-bit platforms




### Contents

- Background
- SMMU
- Zephyr device model
- Zephyr HW-level device isolation
- Conclusion

#### Introduction


- Similar to MMU:
  - performs address translation and access control
- But differently:
  - for bus initiators external to the CPU (DMA devices).
- Multi page-tables to support multi DMA devices






#### Address translation for DMA devices

- SMMU has a stream table, context desc tables and page tables (same with MMU)
- Access issued from a device contains StreamID, SubStreamID and VA
- Will output a PA after translation



#### Configurable capabilities

- Bypass the translation (thus, VA = PA)
- Bypass Substream ID
- Reduce translation table level by using block attr(similar with MMU)
- Supports the 2nd stage translation (VA -> IPA -> PA)
  - for hypervisor (virtualization)





#### Isolate DMA devices

With SMMU, Software can isolate DMA devices

Thread


without SMMU

mem
regions
MMU/MPU

DMA device

Thread
memory

Configure the memory map to isolate the region for DMA device.






### Contents

- Background
- SMMU
- Zephyr Device Model
- Zephyr HW-level device isolation
- Conclusion



# Zephyr Device Model

#### Overview







# Zephyr Device Model

#### Overview

- Subsystem
  - Defines generic Device Driver APIs
  - simply program for applications
  - not specific to any particular driver implementation.
- Driver Data Structures
  - holds Devices data to support multiple devices driver instances
- Device Driver Implementations
  - implements a device-independent subsystem API
  - fills in the pointer to the Driver Data Structures.







# Zephyr Device Model

#### A real example

Single Driver, Multiple Instances

```
UART Interface (Subsystem)
                                                                                                             uart@1c090000
                                                                                                             struct device
         typedef void (*subsystem_do_that_t)(const struct device *dev, void *baz);
                                                                                                const char *name = "uart@1c090000";
         struct uart_driver_api {
                                                                                                                                                                            pl011 device driver
                                                                                                const void *config = { . . . };
         int (*poll_in)(const struct device *dev, unsigned char *p_char);
         void (*poll_out)(const struct device *dev, unsigned char out_char);
                                                                                                                                                static struct subsystem_api my_driver_api_funcs = {
                                                                                            → const void *api: -
                                                                                                                                                .poll_in = pl011_poll_in,
                                                                                                                                                .poll_out = pl011_poll_out,
                                                                                                void * data = { ... };
Application
          svscall void uart poll out(const struct device *dev. unsigned char out char):
         static inline int z_impl_uart_poll_in(const struct device *dev,
                                                                                                                                                static int pl011_poll_in(const struct device *dev, unsigned char *c)
         unsigned char *p_char)
         const struct uart_driver_api *api = (const struct uart_driver_api *)dev->api;
                                                                                                                                                static void pl011 poll out(const struct device *dev. unsigned char c))
         return api->poll_in(dev, p_char);
          _syscall int uart_poll_in(const struct device *dev, unsigned char *p_char);
                                                                                                             uart@1c0a0000
                                                                                                             struct device
         static inline void z_impl_uart_poll_out(const struct device *dev,
         unsigned char out_char)
                                                                                                const char *name = "uart@1c0a0000";
                                                                                                                                                One Driver implementation
         const struct uart_driver_api *api =
                                                                                                const void *config = { ... };
         (const struct uart_driver_api *)dev->api;
                                                                                                                                                with multi device instances:
                                                                                             → const void *api; -
         api->poll_out(dev, out_char);
                                                                                                void * data = { ... };
                                                                                                                                                e.g. PL011 -> uart0~1
```



### Contents

- Background
- SMMU
- Zephyr device model
- Zephyr HW-level device isolation
- Conclusion



#### **Sub Contents**

- The Design: Overview
- The design: DTS
- The Subsystem interface
- The implementation
- Add latency for DMA operations?



The Design: Overview

Zephyr Subsys

Zephyr drivers

Driver #1

Driver #2

...


...
...

After the Dev Isolation Subsys and SMMU driver introduced



Zephyr Dev Isolation Subsys consists of 2 parts:

- 1) register the devices
- 2) restrict the memory for devices



Domain: Defined an address space. One Domain has one linear space with multi regions.



#### The design: DTS: PCI device + SMMUv3

- To make them work, the DTS should provide :
  - SMMU nodes:
    - compatible
    - base address
    - length/size
  - The DMA devices:
    - the PCI & dev information
    - SMMU phandle
    - RID base address(BDF on PCI)
    - StreamID

```
pci: pci@4000000 {
     compatible = "pci-host-ecam-generic";
     reg = \langle 0x40000000 \ 0x100000000 \rangle;
     msi-parent = <&its>;
     #address-cells = <2>;
     #size-cells = <1>;
     ranges = \langle 0x2000000 \ 0x500000000 \ 0x500000000 \ 0x100000000 \rangle;
     smmu-maps = \langle \&smmu \ 0 \ 0 \ 0x10000 \rangle;
     ahci: ahci0 {
           compatible = "ata-ahci";
           vendor-id = <0x0abc>;
           device-id = <0xaced>;
           status = "okay";
     };
};
smmu: smmu@2b400000 {
     compatible = "arm,smmu-v3";
     reg = \langle 0x2b400000 \ 0x1000000 \rangle;
     #smmu-map-cells = <3>;
};
```



#### The Subsystem interface

- Defines generic APIs for device isolation
- Simply program for DMA device driver
- Support multiple implementation
  - o SMMUv3
  - IOMMU (welcome anyone to contribute)
  - O ...
- Easy to add new one

#### DMA device driver

```
staic int xxx_init( ... )
{
    ...
    ret = deviso_ctx_alloc(xxx);
    ...
}
staic int xxx_transmit( ... )
{
    ...
    ret = deviso_map(xxx);
    ...
}
```

#### DevIsoAPI

```
int (*dom_switch)(...)
int (*ctx_alloc)(...)
int (*ctx_free)(...)
int (*map)(...)
int (*unmap)(...)

int deviso_dom_switch(...)
int deviso_ctx_alloc(...)
int deviso_ctx_free(...)
int deviso_ map(...)
int deviso_ unmap(...)
```

#### SMMUv3

```
smmu_config
smmu_data

static int smmu_init()
static int smmu_queue_xxx()
static int smmu_cmd_xxx()
...

static int smmu_dom_switch(...)
static int smmu_ctx_alloc(...)
static int smmu_ctx_free(...)
static int smmu_map(...)
```

#### IOMMU

iommu config

```
iommu_data


static int iommu_init()
static int iommu_init_xxx()
...

static int iommu_dom_switch( ... )
static int iommu_ctx_alloc( ... )
static int iommu_ctx_free( ... )
static int iommu_map( ... )
static int iommu_unmap( ... )
```

#### others



#### The implementation (PoC)



board: fvp\_base\_revc\_2xaemv8a

DMA dev: PCI + AHCI


Isolation driver: SMMUv3

- 1 Dev driver allocate a DMA buffer for device.
- 2 Dev driver call DevIsoAPI to map the buffer for the device.
- (3) Device copy data to DRAM.



#### The implementation: SMMUv3 control

SMMUv3 driver controls the SMMU by sending cmds to SMMU via a cmd queue which is a ring buffer.



uint8\_t opcode;
struct tlbi;
struct cfgi
struct prefetch
struct sync

# struct smmu\_queue struct smmu\_queue\_local\_copy lc; void \*base; mem\_addr\_t base\_dma; mm\_reg\_t prod\_reg; mm\_reg\_t cons\_reg; uint64\_t q\_base; int size\_log2;

#### smmu command queue functions

int smmu\_q\_has\_space(struct smmu\_queue \*q)
uint32\_t smmu\_q\_inc\_prod(struct smmu\_queue \*q)
void make\_cmd(uint64\_t \*cmd, struct smmu\_cmdq\_entry \*entry)
void smmu\_cmdq\_enqueue\_cmd(struct smmu\_device\_data \*data,
struct smmu\_cmdq\_entry \*entry)
int smmu\_sync(struct smmu\_device\_data \*data)

void smmu\_invalidate\_sid(struct smmu\_device\_data \*data,
uint32\_t sid)

void smmu\_prefetch\_sid(struct smmu\_device\_data \*data, uint32\_t sid)

void smmu\_invalidate\_all\_sid(struct smmu\_device\_data \*data)
void smmu\_tlbi\_all(struct smmu\_device\_data \*data)



#### Add latency for DMA operations?

- SMMU (lower down the tlb miss):
  - statically linear address mapping
  - use block page
  - skip sub stream id
  - appropriately use ATS (Address translation services, platform specific)
  - try not switch translation tables



### Contents

- Background
- SMMU/IOMMU
- Zephyr device model
- Zephyr HW-level device isolation
- Conclusion



### Conclusion

- DMA can break the system
  - buggy
  - o malicious
- DMA device + Zephyr RTOS risk is increasing
  - more DMA on low-power platforms
  - o more RTOS on high-performance platforms
- Add HW-level device isolation
  - enable SMMU but lower the overhead
  - add subsys for easy extension
- Future work:
  - o send to upstream
  - o measure the latency



Thank you!

Q&A