



Zephyr on STM32: What you need to know

Erwan Gouriou - STMicroelectronics

Zephyr Developper Summit

June 2023 – Prague

A bit about myself

- Working @STMicroelectonics, Le Mans
- Started Zephyr in 2016
- Initially contributed as a Linaro assignee
- Contributed to Device Tree introduction
- STM32 & Shields maintainer
- ST Zephyr Technical leader

- Github: erwango
- Discord: ErwanG



Why proposing this talk?



What you'll learn from this talk

STM32 resources

Power Management

STM32 parts support

Trusted Firmware Support

Clock configuration

Join the party

Peripherals

Questions



STM32 support in Zephyr


380+ contributors issued 5000+ commits

130+ boards supported

180+ Supported SoC (19 series)

40+ peripherals supported

Wide range of features TF-M, USB, Ethernet, CAN, BLE, LoRa...






STM32 resources

Zephyr RTOS





Complemented with STM32Cube Ecosystem







How we're integrating STM32Cube HAL

- STM32CubeMCU packages are stored under zephyr hal_stm32 module
 - Forks of https://github.com/STMicroelectronics/STM32CubeXX
 - Updated at each Zephyr release
 - Patches allowed under specific conditions

- STM32Cube APIs are used for Zephyr drivers developments
 - Allows reuse of validated code and factorization
 - HAL, LL or CMSIS files used depending on drivers specifics



Misc on STM32Cube HALs


- Use CMSIS files to populate dts node properties
 - Eg: hal_stm32: stm32cube/stm32l4xx/soc/stm32l431xx.h

- You can mix Zephyr and STM32Cube APIs in your application
 - See https://github.com/zephyrproject-rtos/hal_stm32#use-stm32cube-in-your-application

CONFIG_USE_STM32_ASSERT=y



Configuring a STM32 based board






1- Select a STM32 part

```
    * Copyright (c) 2023 STMicroelectronics

   . *-
   * SPDX-License-Identifier: Apache-2.0-
   .*/-
   /dts-v1/;-
   #include <st/h7/stm32h7b3Xi.dtsi>--
9
   / {-
           model = "STMicroelectronics STM32H7B3I DISCOVERY KIT board"; 
           compatible = "st,stm32h7b3i-dk";
```



Identify a supported STM32 part



- Series: STM32H7
- SoC variant: B3

stm32h7.dtsi

stm32h7a3.dtsi

stm32h7a3Xi.dtsi

stm32h7b3.dtsi

stm32h723.dtsi

stm32h7b3Xi.dtsi

stm32h723Xe.dtsi

stm32h723Xg.dtsi

stm32h725Xe.dtsi ctm32h725Ya dtci

stm32h725.dtsi

- Pin count: Not used: X
- SoC Package memory size: I
- In dts/arm/st/h7, look for stm32h7b3Xi.dtsi

```
* Copyright (c) 2022 Byte-Lab d.o.o <dev@byte-lab.com>¬
stm32h7_dualcore.dtsi
                        * SPDX-License-Identifier: Apache-2.0-
                        */-
                       #include <mem.h>-
                       #include <st/h7/stm32h7b3.dtsi>¬
                    9
                                soc {-
                                        flash-controller@52002000 {-
                                                flash0: flash@8000000 {-
                   13
                                                         reg = <0x080000000 DT SIZE K(2048)>;
                   14
                                                };¬
                                        };-
                   15
                                                                                              11
```

Add a STM32 part not supported yet

- Add a memory size variant:
 - Eg STM32H7B3 1MB Flash variant:


```
LUPYITUIL (C) 2022 DYLE-LAD U.U.U SUEV(UDYLE-LAD.LUII)
stm32h7_dualcore.dtsi
                           * SPDX-License-Identifier: Apache-2.0-
stm32h7.dtsi
stm32h7a3.dtsi
                          #include <mem.h>-
stm32h7a3Xi.dtsi
                          #include <st/h7/stm32h7b3.dtsi>-
stm32h7b3.dtsi
stm32h7b3Xg.dtsi
                                   soc {-
                                           flash-controller@52002000 {-
stm32h7b3Xi.dtsi
                                                    flash0: flash@8000000 {-
stm32h723.dtsi
                      13
                                                             reg = <0x080000000 DT SIZE K(1024)>;
stm32h723Xe.dtsi
                      14
stm32h723Xg.dtsi
                                           };-
stm32h725.dtsi
E) ctm22b72EVa dta
```

Add a SoC variant:

```
CUPYLIGHT (C) 2022 DYLE-LAD U.U.U SUEVEDYLE-LAD.COM>
stm32h7_dualcore.dtsi
                           * SPDX-License-Identifier: Apache-2.0-
stm32h7.dtsi
stm32h7a3.dtsi
                          #include <mem.h>-
stm32h7a3Xi.dtsi
                          #include <st/h7/stm32h7a3.dtsi>-
stm32h7b3.dtsi
                      9
stm32h7b3Xg.dtsi
                           * STM32H7B3 line contains the same peripherals as STM32H7A3, ¬
stm32h7b3Xi.dtsi
                           * with addition of CRYPTO/HASH and OTFDEC peripherals-
stm32h723.dtsi
stm32h723Xe.dtsi
                      14
stm32h723Xg.dtsi
                                  soc {-
                                           compatible = "st,stm32h7b3", "st,stm32h7", "simple-bus";
stm32h725.dtsi
stm32h725Xe.dtsi
                                           cryp: cryp@48021000 {-
stm32h725Xg.dtsi
                                                   compatible = "st,stm32-cryp";-
stm32h730.dtsi
                                                   reg = <0x48021000 0x400>;
                                                   clocks = <&rcc STM32 CLOCK BUS AHB2 0x00000010>
stm32h730Xb.dtsi
                                                   interrupts = <79 \ 0>;
stm32h735.dtsi
                                                   interrupt-names = "cryp";
stm32h735Xg.dtsi
                     24
                                                   status = "disabled"; -
stm32h743.dtsi
```




2- Clock settings





Clock tree settings






STM32 clock configuration with device tree

```
&clk hsi48 {-
        status = "okay";
&clk hse {¬
        clock-frequency = <DT FREQ M(24)>;
        status = "okay"; -
&pll {¬
        div-m = <12>; -
        mul-n = <280>; \neg
        div-p = <1>; /* used for system clock (280 MHz) */¬
        div-q = <7>; /* FDCAN bit quantum clock (80 MHz) */-
        div-r = <2>; \neg
        clocks = <&clk hse>;-
        status = "okay"; -
&pll3 {-
        div-m = <8>; ¬
        mul-n = <60>; ¬
        div-p = <2>; -
        div-q = <2>; -
        div-r = \langle 20 \rangle; /* 9 MHz pixel clock for LTDC */¬
        clocks = <&clk hse>;¬
        status = "okay"; -
```

Need help on clocks?

- Reference manuals
- STM32CubeMX





3- Configure peripherals

What are the peripherals supported?

What are the configurations supported for this peripheral?

How to configure usual settings (pinctrl, domain clocks, DMA)?



Supported peripherals

- Device tree is the main reference:
 - dts/arm/st/<my_series>
 - Start from <my_part>.dtsi file
 - Follow inclusions up to series root file
- Missing instance of device
 - · Add missing node.
 - Get config info from CMSIS files
- Missing device
 - Check for support in a compatible series



```
rng: rng@48021800 {-
                                        compatible = "st,stm32-rng";-
                                        reg = <0x48021800 0x400>;
stm32h7_dualcore.dtsi
                                        clocks = <&rcc STM32 CLOCK BUS AHB2 0x00000040>;-
stm32h7.dtsi
                                        interrupts = <80 \text{ 0>};
stm32h7a3.dtsi
                                        status = "disabled";-
stm32h7a3Xi.dtsi
stm32h7b3.dtsi
                      944
                               sdmmc1: sdmmc@52007000 {
stm32h7b3Xg.dtsi
                                        compatible = "st,stm32-sdmmc";-
stm32h7b3Xi.dtsi
                                        reg = <0x52007000 0x400>;
stm32h723.dtsi
                                        clocks = <&rcc STM32 CLOCK BUS_AHB3 0x00010000>,
stm32h723Xe.dtsi
                                                 <&rcc STM32 SRC PLL1 Q SDMMC SEL(0)>;-
stm32h723Xg.dtsi
                                        resets = <&rctl STM32 RESET(AHB3, 16U)>;
stm32h725.dtsi
                                       interrupts = <49 0>:-
stm32h725Xe.dtsi
                                        status = "disabled";
                               };-
stm32h725Xg.dtsi
stm32h730.dtsi
                               mac: ethernet@40028000 {-
stm32h730Xb.dtsi
                                        compatible = "st,stm32-ethernet";-
stm32h735.dtsi
                                        reg = <0x40028000 0x8000>;
stm32h735Xq.dtsi
                                       interrupts = <61   0>;
stm32h743.dtsi
                                        clock-names = "stmmaceth", "mac-clk-tx", "mac-clk-rx";-
                                        clocks = <&rcc STM32 CLOCK BUS AHB1 0x00008000>,
stm32h743Xi.dtsi
                                                 <&rcc STM32 CLOCK BUS AHB1 0x00010000>,
stm32h745.dtsi
                                                 <&rcc STM32 CLOCK BUS AHB1 0x00020000>;
stm32h745Xi_m4.dtsi
                                        status = "disabled";
stm32h745Xi_m7.dtsi
stm32h747.dtsi
stm32h747Xi_m4.dtsi
                               fmc: memory-controller@52004000 {
stm32h747Xi_m7.dtsi
                                        compatible = "st,stm32h7-fmc";-
                                        reg = <0x52004000 0x400>;
stm32h750.dtsi
                                        clocks = <&rcc STM32 CLOCK BUS AHB3 0x00001000>;
stm32h750Xb.dtsi
                                        status = "disabled";-
stm32h753.dtsi
stm32h753Xi.dtsi
                                        sdram: sdram {-
                                                compatible = "st,stm32-fmc-sdram";-
                     974
                                                #address-cells = <1>;
                                                \#size-cells = <0>;
                                                status = "disabled";
                                       };-
```



Device configuring options



3.2.99

Search docs

CONTENTS

Introduction

Developing with Zephyr

Kernel

OS Services

Build and Configuration Systems

Build System (CMake)

Devicetree

Devicetree Guide

Devicetree Reference

Devicetree API

Bindings index

STMicroelectronics (st)

- st.stm32-aes
- st,stm32-backup-sram
- st,stm32-bbram
- st.stm32-bdma
- st,stm32-can
- st.stm32-ccm
- st,stm32-clock-mux
- st.stm32-counter
- st,stm32-cryp
- st.stm32-dac
- st.stm32-dma
- st.stm32-dma-v1
- st.stm32-dma-v2
- st.stm32-dma-v2bis
- st.stm32-dmamux
- st,stm32-eeprom
- st,stm32-ethernet
- st.stm32-exti
- st,stm32-fdcan
- st.stm32-flash-controller
- st.stm32-fmc
- st,stm32-fmc-nor-psram
- st.stm32-fmc-sdram
- st,stm32-gpio
- st.stm32-hse-clock
- st.stm32-hsem-mailbox
- st.stm32-i2c-v1
- st,stm32-i2c-v2
- st.stm32-i2s

Node specific properties

Deprecated node specific properties

Base properties

Properties not inherited from the base binding file.

Name	Туре	Details
clk- divider	int	Divides the kernel clock giving the time quanta clock that is fed to the CAN core(FDCAN_CKDIV). Note that the divisor is common to all 'st,stm32-fdcan' instances. Divide by 1 is the peripherals reset value and remains set unless this property is configured.
		Legal values: 1, 2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, 24, 26, 28, 30
bus- speed- data	int	data phase bus speed in Baud/s
		This property is required .
sjw- data	int	Resynchronization jump width for the data phase. (ISO11898-1:2015)
		This property is required .
prop- seg-data	int	Time quantums of propagation segment for the data phase. (ISO11898-1:2015)





Common STM32 device settings: pinctrl

```
zephyrproject/modules/hal/stm32
                                                                                                          Project
                                                                                                                           module.yml CMakeLis... system_st... stm32f77... stm32h7b... ble_types.h stm32h74... README ... READ

✓ □ stm32

/dts-v1/;¬
                                                                                                                                                      /* UART TX / USART TX / LPUART TX */-
#include <st/h7/stm32h7h3Xi dtsi>
                                                                                                                                                      /omit-if-no-ref/ usart10 tx pe3: usart10 tx pe3 {-
                                                                                                 > in .github/workflows
#include <st/h7/stm32h7b3lihxq-pinctrl.dtsi>-
                                                                                                                                                             pinmux = <STM32 PINMUX('E', 3, AF11)>;-
                                                                                                                                                             bias-pull-up;
                                                                                                                                                      }:-
                                                                                                                                                      /omit-if-no-ref/ usart10 tx pg12: usart10 tx pg12 {-
           model = "STMicroelectronics STM32H7B3I DISCOVERY KIT board":¬
                                                                                                                                                             pinmux = <STM32 PINMUX('G', 12, AF11)>;
           compatible = "st,stm32h7b3i-dk";¬
                                                                                                                                                             bias-pull-up;
                                                                                                                                                      };=
           chosen {-
                                                                                                                                                      /omit-if-no-ref/ lpuart1 tx pa9: lpuart1 tx pa9 {-
                                                                                                                                                             pinmux = <STM32 PINMUX('A', 9, AF3)>;-
                     zephyr,console = &usart1;
                                                                                                                                                             bias-pull-up;
           }; ¬
                                                                                                                                                      };-
                                                                                                                           4376
                                                                                                                           4377
                                                                                                                                                        mit-if-no-ref/ usart1 tx pa9: usart1 tx pa9 {
                                                                                                                                                             pinmux = <STM32 PINMUX('A', 9, AF7)>;-
                                                                                                        stm32h7a3a(g-i)ixq-pincti
                                                                                                                                                             bias-pull-up;
&usart1 {-
                                                                                                        stm32h7a3i(g-i)kx-pinctrl
                                                                                                        stm32h7a3i(g-i)kxg-pinct
          pinctrl-0 = <&usart1 tx pa9 &usart1 rx pa10>;-
                                                                                                        stm32h7a3i(g-i)tx-pinctrl.
                                                                                                                                                      /omit-if-no-ref/ lpuart1 tx pb6: lpuart1 tx pb6 {
          pinctrl-names = "default";-
                                                                                                        stm32h7a3i(g-i)txq-pinctr
                                                                                                                                                             pinmux = <STM32 PINMUX('B', 6, AF8)>;-
          current-speed = <115200>;-
                                                                                                        stm32h7a3l(g-i)hxq-pinct
                                                                                                                                                             bias-pull-up;
          status = "okay"; -
                                                                                                        stm32h7a3n(g-i)hx-pinctr
                                                                                                                                                      };=
                                                                                                          stm32h7a3qiyxq-pinctrl.d
                                                                                                                                                      /omit-if-no-ref/ usart1 tx pb6: usart1 tx pb6 {-
                                                                                                        stm32h7a3r(g-i)tx-pinctrl
                                                                                                                                                             pinmux = <STM32 PINMUX('B', 6, AF7)>;-
                                                                                                        stm32h7a3v(g-i)hx-pinctr
                                                                                                                                                             bias-pull-up;
                                                                                                        stm32h7a3v(g-i)hxq-pinct
&usart1 tx pa9 {-
                                                                                               dts/st/h7/stm32h7b3lihxq-pinctrl.dtsi 4377:49 (1, 13)
                                                                                                                                             /delete-property/ bias-pull-up;-
           bias-pull-down;
```

Available in https://github.com/zephyrproject-rtos/hal_stm32
Generated from https://github.com/STMicroelectronics/STM32 open pin data²⁰

Additional points on pinctrl

If you're getting following error, run `west update`

- Pinctrl can also be used to enable MCO
 - See <u>STM32</u>: Configure MCO pin through device tree pinctrl Issue #31912 zephyrprojectrtos/zephyr (github.com)



Common STM32 device settings: DMA

- DMA is enabled based on "dmas" prop
- Config depends on dma "compatible":
 - st,stm32-dma-v1
 - st,stm32-dma-v2
- st,stm32-dma-v2bis st,stm32-dmamux

 See <u>Bindings section in</u> docs.zephyrproject.org: st,stm32-dmamux

```
The STM32 DMAMUX is a direct memory access multiplexer capable of supporting independent DMA channels.

DMAMUX clients connected to the STM32 DMA ultiplexer must use a two-cell spe for each dmamux channel: a phandle to the DMA multiplexer plus the following 1. channel: the mux channel from 0 to <dma-channels> - 1
2. slot: the request line Multiplexer ID
3. channel-config: A 32bit mask specifying the DMA channel configuration which is device dependent:

-bit 6-7: Direction (see dma.h)

0x0: MEM to MEM

0x1: MEM to PERIPH

0x2: PERIPH to MEM


0x3: reserved for PERIPH to PERIPH
```

Note:

- Plan to configure dma device props in .dtsi files
- DMA support has to be checked directly in drivers

Common STM32 device settings: domain clock

- Use cases:
 - Select a 48MHz clock
 - Select a specific PLL output
 - Select a clock persistent in Stop Mode
- STM32CubeMx:



Note: Analog pinctrl configurations are available for all pins



Power Management





STM32 Power Management – SoC level

- PM handling is made available per series basis
 - In /soc/arm/st_stm32/stm32yy/power.c
 - In .dtsi:

- Requires a kernel tick source available when core clock is gated
 - LPTIM used automatically when CONFIG_PM=y
 - Requires:



STM32 Power Management – Device level

- CONFIG_PM_DEVICE support in GPIO, UART, I2C
- PM samples available on <u>STM32 PM samples</u>
- Example of LP-UART device configuration:



Note: Analog pinctrl configurations are available for all pins

Trusted Firmware-M





Trusted Firmware-M Overview

<u>Trusted Firmware-M (TF-M)</u> is a reference implementation of the Platform Security Architecture (PSA) IoT Security Framework. It defines and implements an architecture and a set of software components that aim to address some of the main security concerns in IoT products.









Zephyr/TF-M on STM32

- Only STM32 platforms supported in Zephyr TF-M are supported
- Partitioning is defined in TF-M: platform/ext/target/stm/b_u585i_iot02a/include/flash_layout.h

```
/* Flash layout for b_u585i_iot02a with BL2 (multiple image boot):
* 0x0000 0000 SCRATCH (64KB)
* 0x0001_0000 BL2 - counters(16 KB)
* 0x0001_4000 BL2 - MCUBoot (84 KB)
                                                          boot partition
* 0x0002 7000 OTP Write Protect (4KB)
* 0x0002_8000 NV counters area (16 KB)
* 0x0002_c000 Secure Storage Area (16 KB)
* 0x0003_0000 Internal Trusted Storage Area (16 KB)
                                                         slot0_partition
* 0x0003 4000 Secure image
                              primary slot (384 KB)
* 0x0009 4000 Non-secure image primary slot (512 KB)
                                                         slot0 ns partition
* 0x0011_4000 Secure image
                                                         slot1 partition
                              secondary slot (384 KB)
* 0x0017_4000 Non-secure image secondary slot (512 KB)
                                                         slot1 ns partition
                                                          storage partition
* B12 binary is written at 0x1 2000:
* it contains bl2 counter init value, OTP write protect, NV counters area init.
*/
```



Next steps and conclusion



Next steps

- PM extension/completion
- XIP on External memories
- Stick with Zephyr evolutions (USB, DMA, ..)
- Backlog



Jump in!



Contribute your changes and fixes



Watch changes on the areas you care about



Take part in reviews

~50 PR/month > Help welcome ;-)



Questions?




Thank you





Supported on STM32





stm32f767Xi.dtsi

```
zephyr / dts / arm / st / f7 / stm32f723.dtsi

    56 lines (46 loc) ⋅ 1.1 KB

              };
16
17
               dtcm: memory@20000000 {
18
                       compatible = "zephyr, memory-region", "arm, dtcm";
19
                       reg = <0x20000000 DT_SIZE_K(64)>;
20
                       zephyr, memory-region = "DTCM";
              };
21
22
23
               itcm: memory@0 {
24
                       compatible = "zephyr, memory-region", "arm, itcm";
25
                       req = <0x0000000000 DT_SIZE_K(16)>;
26
                       zephyr, memory-region = "ITCM";
              };
27
28
29
               SOC {
                       usbphyc: usbphyc@40017c00 {
30
31
                                compatible = "st, stm32-usbphyc";
32
                                reg = <0x40017c00 0x400>;
33
                                \#phy\text{-cells} = <0>;
                       };
34
35
                       usbotg_hs: usb@40040000 {
36
37
                                phys = <&usbphyc>;
38
                                maximum-speed = "high-speed";
39
                       sdmmc2: sdmmc@40011c00 {
41
42
                               compatible = "st, stm32-sdmmc";
43
                                reg = <0x40011c00 0x400>;
44
                                clocks = <&rcc STM32_CLOCK_BUS_APB2 0x00000080>;
45
                                interrupts = <103 0>;
46
                                status = "disabled";
47
```



For further support in creating a PowerPoint presentation, including graphic assets, formatting tools and additional information on the ST brand you can visit the ST Brand Portal https://brandportal.st.com



