

# HSR\* Hands-On

- Part of workshop\*\* on “HSR/PRP and PTP: Network Redundancy and Time Clock Synchronization” -

기안도

[adki@future-ds.com](mailto:adki@future-ds.com)

주최/주관: 한국통신학회 군통신연구회 / 명지대학교

장소: 숭실대학교 조만식기념관 427호

일자: 2019년6월7일

\* HSR: High-availability Seamless Redundancy

\*\* 이중화네트워크와 시각동기화 워크샵

## Table of Contents

### ■ Background


### ■ An implementation of HSR system

### ■ Hands-on practice

### ■ Background

- ▶ Ethernet is dominating in industrial network
- ▶ Time critical cases
- ▶ (Hard) real-time system with fault-tolerance
- ▶ Failover time of redundancy protocol
- ▶ What is HSR
- ▶ HSR components
- ▶ HSR network

# Ethernet is dominating in industrial network



Copyright (c) 2019 by Ando Ki

HSR Hands-On

3

## Time critical cases

- **Grace time:** the time that the plant allows for recovery before taking emergency actions (e.g. emergency shut-down, fall-back mode).

- ▶ 유예시간(그레이스타임): 플랜트가 위급조치를 하기 전에 복원이 가능한 시간

chemical: 1s




printing: 20 ms



cement: 10s



tilting train: 100ms



X-by wire: 10ms



substations: 5 ms

Copyright (c) 2019 by Ando Ki

HSR Hands-On

4

## (Hard) real-time system with fault-tolerance



Copyright (c) 2019 by Ando Ki

HSR Hands-On

5

## Failover time of redundancy protocol

Protocol		standard	Typical reconfigure time	Remarks
STP	Spanning tree	IEEE 802.1	30s	any topology
RSTP	Rapid spanning tree	IEEE 802.1	2s	any topology
MRP	Media redundancy protocol	IEC 62439	200-500ms	ring
CRP	Cross network protocol	IEC 62439	1s	any topology
PRP	Parallel redundancy protocol	IEC 62439	0ms	any topology
BRP	Beacon redundancy protocol	IEC 62439	4.8ms	
Optimized RSTP	Rapid spanning tree	IEC 62439	5-20ms/hop	
Fast MRP	Media redundancy protocol		5-20ms	ring
HSR	High availability seamless redundancy	IEC 62439	0ms	ring
DRP	Distributed redundancy protocol	IEC 62439	100ms	ring

failover: 장애처리, 장애극복, 장애조치

Copyright (c) 2019 by Ando Ki

HSR Hands-On


6

# What is HSR

## ■ HSR: High-availability Seamless Redundancy protocol specified by IEC 62439-3 standard

- ▶ HSR is a network protocol for Ethernet of ring topology that provides seamless failover against failure of any network component. (Zero reconfiguration time)

➡ HSR은 네트워크 소자의 고장을 즉시 복구하는 링 토폴로지 이더넷용 네트워크 프로토콜이다




IEC - International Electrotechnical Commission


# HSR components

## ■ SAN (Single Attached Node)


- ▶ Normal network component without HSR




## ■ DANH (Double Attached Node with HSR)




## ■ RedBox (Redundancy Box)




## ■ QuadBox



# HSR network




## An implementation of HSR system



## Table of Contents

- Background
- An implementation of HSR system
- Hands-on practice
- An implementation of HSR system
  - ▶ Three-port board: FMC-GbE-RJ45
  - ▶ HSR MAC
  - ▶ HSR node: RedBox, DANH
  - ▶ Other components: MAC, PKT GEN, Bypass, Snoop, Optic
  - ▶ HSR system in action

## Three-port board: FMC-GbE-RJ45




- An FMC board
- Compliant with VITA 57.1
- Gigabit Ethernet
  - ▶ GMII interface
  - ▶ RGMII interface



# HSR controller

## ■ HSR

- ▶ Gigabit Ethernet
- ▶ RedBox or DANH
- ▶ Proxy table
- ▶ Quick remove




Future Design Systems	FDS-TD-2018-10-002																																												
<div>High-availability Seamless Redundancy Controller on Gigabit Ethernet</div>																																													
Version 0 Revision 1																																													
Oct. 10, 2018 (July 7, 2018)																																													
Future Design Systems, Inc. <a href="http://www.future-ds.com">www.future-ds.com</a> / <a href="mailto:contact@future-ds.com">contact@future-ds.com</a>																																													
Copyright © 2018 Future Design Systems, Inc.																																													
<div>Abstract</div> <p>This document describes specifications IEC 62439-3 HSR (High-availability Seamless Redundancy) controller on Gigabit Ethernet.</p>																																													
<div>Table of Contents</div> <table><tr><td>Copyright © 2018 Future Design Systems, Inc.</td><td>1</td></tr><tr><td>Abstract</td><td>1</td></tr><tr><td>Table of Contents</td><td>1</td></tr><tr><td>1 Overview</td><td>3</td></tr><tr><td>2 Structure</td><td>3</td></tr><tr><td>2.1 Block pin signals</td><td>4</td></tr><tr><td>2.2 Macros and parameters</td><td>5</td></tr><tr><td>2.3 Configuration and status register</td><td>7</td></tr><tr><td>2.4 FIFO depth</td><td>8</td></tr><tr><td>2.5 Clock domains</td><td>9</td></tr><tr><td>2.6 Upstream</td><td>10</td></tr><tr><td>2.7 Downstream</td><td>11</td></tr><tr><td>2.8 Reset</td><td>12</td></tr><tr><td>2.9 FIFO structure</td><td>13</td></tr><tr><td>2.10 Proxy table</td><td>15</td></tr><tr><td>2.11 Quick removal table</td><td>15</td></tr><tr><td>3 RedBox: Redundancy Box</td><td>15</td></tr><tr><td>4 DANH: Double Attached Node with HSR</td><td>16</td></tr><tr><td>5 QMII</td><td>16</td></tr><tr><td>6 Ethernet packet formats</td><td>17</td></tr><tr><td>7 HSR network</td><td>17</td></tr><tr><td>8 Testing</td><td>18</td></tr></table>		Copyright © 2018 Future Design Systems, Inc.	1	Abstract	1	Table of Contents	1	1 Overview	3	2 Structure	3	2.1 Block pin signals	4	2.2 Macros and parameters	5	2.3 Configuration and status register	7	2.4 FIFO depth	8	2.5 Clock domains	9	2.6 Upstream	10	2.7 Downstream	11	2.8 Reset	12	2.9 FIFO structure	13	2.10 Proxy table	15	2.11 Quick removal table	15	3 RedBox: Redundancy Box	15	4 DANH: Double Attached Node with HSR	16	5 QMII	16	6 Ethernet packet formats	17	7 HSR network	17	8 Testing	18
Copyright © 2018 Future Design Systems, Inc.	1																																												
Abstract	1																																												
Table of Contents	1																																												
1 Overview	3																																												
2 Structure	3																																												
2.1 Block pin signals	4																																												
2.2 Macros and parameters	5																																												
2.3 Configuration and status register	7																																												
2.4 FIFO depth	8																																												
2.5 Clock domains	9																																												
2.6 Upstream	10																																												
2.7 Downstream	11																																												
2.8 Reset	12																																												
2.9 FIFO structure	13																																												
2.10 Proxy table	15																																												
2.11 Quick removal table	15																																												
3 RedBox: Redundancy Box	15																																												
4 DANH: Double Attached Node with HSR	16																																												
5 QMII	16																																												
6 Ethernet packet formats	17																																												
7 HSR network	17																																												
8 Testing	18																																												

Copyright (c) 2019 by Ando Ki

HSR Hands-On

13

## HSR node: RedBox



- One host (upstream) port
- Two HSR links
- Proxy table
- QR table




SAN (Single Attached Node).  
→ Any network node with Gigabit Ethernet port.

Copyright (c) 2019 by Ando Ki

HSR Hands-On

14

HSR node: DANH



- AMBA AXI interface for processor system
  - ▶ Dual-core ARM Cortex A9 for Zynq board @ 667Mhz
- Two HSR links
- Proxy table
- QR table



HSR network link


Copyright (c) 2019 by Ando Ki

HSR Hands-On

15

## MAC

- MAC (Media Access Controller)
  - ▶ AMBA AXI interface



Future Design Systems	FDS-TD-2018-10-001
-----------------------	--------------------

# Gigabit Ethernet Media Access Controller

Version 0 Revision 1

Oct. 10, 2018 (July 7, 2018)

Future Design Systems, Inc.  
[www.future-ds.com](http://www.future-ds.com) / [contact@future-ds.com](mailto:contact@future-ds.com)

**Copyright © 2018 Future Design Systems, Inc.**

## Abstract

This document describes specifications Gigabit Ethernet MAC.

## Table of Contents

Copyright © 2018 Future Design Systems, Inc.	1
Abstract	1
Table of Contents	1
1 Overview	2
2 Internal structure	2
2.1 Parameters	2
2.2 Control and status register	3
2.3 Reset	6
2.4 TX data path	6
2.5 RX data path	8
2.6 Circular queue	10
3 PHY interface	11
3.1 GMII	11
3.2 RGMII	11
4 References	11
Wish list	12
Revision history	12

Copyright (c) 2019 by Ando Ki


HSR Hands-On



## Other components




- Host program driven through CON-FMC with USB 3.0
- Generates and receive Ethernet packets




## Other components

- Bypass
  - Simply forwarding packets



- Snoop
  - Listen network activity without any interventions




## Other components


- Optic Ethernet & copper



## An implementation of HSR system in action



## An implementation of HSR system: in action



Copyright (c) 2019 by Ando Ki

HSR Hands-On

21

## Table of Contents


- Background
- An implementation of HSR system
- Hands-on practice
  - ▶ Using packet generator
  - ▶ DANH to DANH
  - ▶ Using single board computer: PING
  - ▶ Web browsing: local
  - ▶ Web browsing: external
  - ▶ Wecam

Copyright (c) 2019 by Ando Ki


HSR Hands-On

22


## Using packet generator




## DANH to DANH




## Using single board computer: PING




## Web browsing: local



## Web browsing: external



## Webcam



㈜퓨처디자인시스템

34051 대전광역시 유성구 문지로 193, KAIST 문지캠퍼스, F723호  
(042) 864-0211~0212 / [contact@future-ds.com](mailto:contact@future-ds.com) / [www.future-ds.com](http://www.future-ds.com)

Future Design Systems, Inc.

Faculty Wing F723, KAIST Munji Campus, 193 Munji-ro, Yuseong-gu, Daejeon 34051, Korea  
+82-042-864-0211~0212 / [contact@future-ds.com](mailto:contact@future-ds.com) / [www.future-ds.com](http://www.future-ds.com)



**FUTURE**  
Design Systems