# PTP\* Hands-On Lab-Book

Part of workshop\*\* on "HSR/PRP and PTP: Network Redundancy and Time Clock Synchronization" =

> 기안도 adki@future-ds.com

주최/주관: 한국통신학회 군통신연구회 / 명지대학교 장소: 숭실대학교 조만식기념관 427호 일자: 2019년6월7일

\* PTP: Precision Time Protocol


\*\* 이중화네트워크와 시각동기화 워크샵

#### **Table of Contents**

- Development environment
- Gigabit Ethernet MAC
- Gigabit Ethernet PTP
- PTP with ARM bare metal

- Development environment
  - Overview
  - Xilinx tools for FPGA
    - Vivado
    - ⇒ SDK
  - GTKwave
  - FPGA board: ZedBoard
  - Project codes

# Development environment (1/3): overview



# Development environment (2/3): Xilinx tools

- If not ready, install Xilinx Vivado WebPack from <a href="https://www.xilinx.com/products/design-tools/vivado/vivado-webpack.html">https://www.xilinx.com/products/design-tools/vivado/vivado-webpack.html</a>
  - This WebPack contains Vivado and SDK
- HW development tool: Xilinx Vivado 2018.3
  - C:/Xilinx/Vivado/2018.3
- SW development tool: Xilinx SDK 2018.3
  - C:/Xilinx/SDK/2018.3
- Environment variables
  - XILINX\_VIVADO
    - C:/Xilinx/Vivado/2018.3
  - XILINX\_SDK
    - C:/Xilinx/SDK/2018.3
  - Path
    - %XILINX\_VIVADO%/bin;%XILINX\_SDK%/bin;....




# Development environment (3/3): GTKwave

- Ubuntu case
  - Install gtkwave package
    - \$ sudo apt-get update
    - \$ sudo apt-get install gtkwave



- Windows case
  - Get GTKwave from "https://sourceforge.net/projects/gtkwave/file s/"
  - Unzip somewhere in the directory
    - C:/gtkwave-3.3-100-bin-win32
  - Set environment variables
    - GTKWAVE
      - C:/gtkwave-3.3-100-binwin32/gtkwave/bin/gtkwave.exe





# Project code (1/2) Get (i.e., clone) following code from GitHub ► https://github.com/github-fds/examples.fmc.gbe.rj45 GitHub Overview Repositories Projects Stars Following Princed Con-MC tamples for Version 2019.55 Girlub-fill Assuragion: X + Cold-fulls in an info Code dut Stars Code-fulls as in the sound of these mounted on Mic (LIC and INC), and INC), and INC), and INC) and INC), and INC) and INC) and INC) and INC) and INC) and INC). Stars Following Princed Con-MC tamples for Version 2019.55 Con-MC Complete Stars Following Find Code-full Stars Indicated with the version 2019.55 Con-MC Complete Stars Following Find Code-full Stars Indicated with The Code-full Stars Indicated on the full Stars Indicated on the CultC and INC) and INC corrector. More details can be found at tree.

hsr.danh.arm
 hsr.danh.petalinux
 ptp.arm

#### Project code (2/2) Get (i.e., clone) following code from GitHub GitHub https://github.com/github-fds/examples.fmc.gbe.rj45 GitHub - github-fds/examples.fr × + ◆ Code ① Issues 0 ↑ Pull requests 0 1 Projects 0 ⑤ Security 🗓 Insights Examples for FMC-GbE-RJ45 HW IP 2019.05.18 17 days ago Projects 2019.05.18 17 days ago 2019.05.18 17 days ago 17 days ago 2019.05.18 17 days ago

Confmc.x86\_64.linux.2019.05

**Future Design Systems** 

KAIST, Daejeon, Korea
 www.future-ds.com


#### **Table of Contents**

- Development environment
- Gigabit Ethernet MAC
- Gigabit Ethernet PTP
- PTP with ARM bare metal

- Gigabit Ethernet MAC
  - ▶ Block
  - Simulation
- Gigabit Ethernet PTP
  - Block
  - Simulation

# Gigabit Ethernet MAC: block


- Functional block diagram
  - CSR (AXI ACLK domain)
  - sending DMA (AXI ACLK domain)
  - receiving DMA (AXI ACLK domain)
  - ▶ GIMII TX interface (gtxclk domain)
  - GMII RX interface (rxclk domain)



- Look at
  - \$(PROJECT)/FIP/gig\_eth\_mac/rtl/verilog
- AP
  - \$(PROJECT)/FIP/gig\_eth\_mac/api/c

# Gigabit Ethernet MAC: testing setup

- Testing setup (block simulation)
  - PHY: loopback model
  - Two-buffer dual-port memories for sending and receiving packets
  - AMBA AXI bus
    - refer to 'https://github.com/adki/gen\_amba'
  - Two tester for generating and checking testing scenarios



- Look at
  - \$(PROJECT)/FIP/gig\_eth\_mac/bench/verilog
- Testing tasks


gig\_mac\_send\_packet(mac\_dst // dst ,mac\_src // src ,idx); // type-leng gig\_mac\_receive\_packet( slow );

# Gigabit Ethernet MAC: simulation (1/2)

- Linux case
  - Step 1: go to your project directory
    - (\$(PROJECT) stands for the project directory.)
    - [user@host] cd \$(PROJECT)/FIP/gig\_eth\_mac /sim/xsim
  - Step 2: see the codes
  - Step 3: run
    - (It actually invokes Xilinx 'xelab' and 'xsim'.)
    - [user@host] make
  - Step 4: check the wave
    - (It actually invokes GTKwave.)
    - [user@host] make wave


- Windows case
  - Step 1: go to your project directory
    - (%PROJECT% stands for the project directory.
    - > cd %PROJECT%/FIP/gig\_eth\_mac/sim/xsim
  - Step 2: see the codes
  - Step 3: compile (elaboration)
    - > RunMe.bat -elab
  - Step 4: simulation
    - > RunMe.bat -sim
  - ► Step 5: check the wave
    - > RunMe.bat -wave

# Gigabit Ethernet MAC: simulation (2/2)




## Gigabit Ethernet PTP: block

- Functional block diagram
  - ► GMII port for timestamping
  - ▶ 48-bit sec, 32-bit nsec Real Time Clock
  - Configuration and status block with AMBA interface (AXI, AHB, or APB)




- Look at
  - \$(PROJECT)/FIP/gig\_eth\_ptpv2\_lite/rtl/verilo g
- API
  - \$(PROJECT)/FIP/gig\_eth\_ptpv2\_lite/api/c



# Gigabit Ethernet PTP: testing setup


- Testing setup (block simulation)
  - Network VPI library to generate UDP/IP/Ethernet packet
    - Written in C
  - Tester for generating and checking testing scenarios




- Look at
  - \$(PROJECT)/FIP/gig\_eth\_ptpv2\_lite/bench/v erilog


# **Network VPI library**

VPI: Verilog Programming Interface





- Examples of user defined tasks
  - \$pkt\_ethernet()
  - \$pkt\_ip()
  - \$pkt\_udp()
  - \$msg\_ptpv2\_ethernet();
  - \$msg\_ptpv2\_udp\_ip\_ethernet();



https://github.com/adki/network\_vpi\_lib/

# Gigabit Ethernet PTP: simulation

- Linux case
  - ► Step 1: go to your project directory
    - (\$(PROJECT) stands for the project directory.)
    - [user@host] cd \$(PROJECT)/FIP/gig\_eth\_ptpv 2\_lite/sim/xsim
  - ► Step 2: see the codes
  - ► Step 3: run
    - (It actually invokes Xilinx 'xelab' and 'xsim'.)
    - [user@host] make
  - ► Step 4: check the wave
    - (It actually invokes GTKwave.)
    - [user@host] make wave

- Windows case
  - Step 1: go to your project directory
    - (%PROJECT% stands for the project directory.
    - > cd %PROJECT%/FIP/gig\_eth\_ptpv2\_lite/sim /xsim
  - Step 2: see the codes
  - ► Step 3: compile (elaboration)
    - > RunMe.bat -elab
  - Step 4: simulation
    - > RunMe.bat -sim
  - Step 5: check the wave
    - > RunMe.bat -wave

Not covered in this hands-on practice since Vivado XSIM does not support PLI/VPI.


#### **Table of Contents**

- Development environment
- Gigabit Ethernet MAC
- Gigabit Ethernet PTP
- PTP with ARM bare metal

- PTP with ARM bare metal
  - Overall setup
  - Functional block diagram
  - ▶ Directory structure
  - Testing setup for simulation
  - Simulation
  - Overall steps
  - Preparing HW: implementing
  - Preparing SW
  - Download bit-stream and ELF: JTAG case
  - Download bit-stream and ELF: SD Card case
  - ▶ FDS monitor
  - ▶ PTP set up
  - Running


# Overall setup

- This example uses two or more ZedBoards, in which FPGA PL contains MAC and PTP, and FPGA PS (ARM) runs software.
  - One of the board becomes a PTP master, and other boards run as PTP slave.
  - Time synchronization is measured by comparing PPS signals, which are pulse per second.



## Functional block diagram

- PS (Zyng ARM) and Zyng PL
- Zynq PL contains a PTP sub-system comprising of MAC, PTP, AXI and so on.
- Zynq PS runs software.



AMBA AXI: https://github.com/adki/gen\_amba/

# Directory structure


Hardwa	are building projects	sw.arm	Software	building projects		
design	'mac_ptp_axi' building		fsbl	This project prepares bo	ot loader.	
	verilog					
bench	Test-bench		eth_sen	This project compiles us	er application	pro
	verilog		d_receiv	gram to test the hardwar	e by sending	and
sim	simulation		е	receiving packets		
	modelsim.vivado					
syn	Preparing 'mac_ptp_axi.edn'		ptp_udp	This project runs PTP		
	vivado.zedboard.lpc					
gen_ip This project requires 'syn/vivado.zedboard.lp c/mac_ptp_axi.edn' and prepares 'mac_ptp_axi.xpr'		bootgen	dBoard.  It requires 'sw.arm/fsbl/fsbl_0.elf' and 'hw/impl,			
	zedboard.lpc		oard.lpc/	zed_bd_wrapper.bit' and i	user program.	
impl	This project requires 'gen_ip/zedboard.lpc/m ac_ptp_axi.xpr' and prepares 'zed_board_wr apper.bit' and 'zed_bd_wrapper_sysdef.hdf' zedboard.lpc					

# Directory structure

design 'hsr_danh_axi' building verilog bench Test-bench verilog sim simulation modelsim.vivado syn Preparing 'hsr_danh_axi.edn' vivado.zedboard.lpc gen_ip This project requires 'syn/vivado.zedboard.lp c/hsr_danh_axi.edn' and prepares 'hsr_danh_axi.xpr' zedboard.lpc impl This project requires 'gen_ip/zedboard.lpc/hsr_danh_axi.xpr' and prepares 'zed_board_wr apper.bit' and 'zed_bd_wrapper_sysdef.hdf'  fsbl This project prepares boot loader.  This project compiles user application pro d_receiv gram to test the hardware by sending and e mem_te This project compiles a memory testing program.  This project compiles a memory testing program.  This project prepares SD Card image to boot the ZedBoard. It requires 'sw.arm/fsbl/fsbl_o.elf' and 'hw/impl/zedboard.lpc/zed_b_wrapper.bit' and user program.			building projects			sw.arm	Software	building projects		
bench Test-bench verilog sim simulation modelsim.vivado syn Preparing 'hsr_danh_axi.edn' vivado.zedboard.lpc gen_ip This project requires 'syn/vivado.zedboard.lp c/hsr_danh_axi.edn' and prepares 'hsr_danh _axi.xpr' zedboard.lpc impl This project requires 'gen_ip/zedboard.lpc/hs r_danh_axi.xpr' and prepares 'zed_board_wr apper.bit' and 'zed_bd_wrapper_sysdef.hdf'  eth_sen d_receiv gram to test the hardware by sending and e receiving packets  mem_te This project compiles a memory testing pr st ogram.  This project prepares SD Card image to boot the ZedBoard. It requires 'sw.arm/fsbl/fsbl_o.elf' and 'hw/impl/zedboard.lpc/zed_b_wrapper.bit' and user program.		sign	'hsr_danh_axi' building				fsbl	This project prepares boot	loader.	
verilog sim simulation modelsim.vivado syn Preparing 'hsr_danh_axi.edn' vivado.zedboard.lpc gen_ip This project requires 'syn/vivado.zedboard.lp c/hsr_danh_axi.edn' and prepares 'hsr_danh axi.xpr' zedboard.lpc impl This project requires 'gen_ip/zedboard.lpc/hs r_danh_axi.xpr' and prepares 'zed_board_wr apper.bit' and 'zed_bd_wrapper_sysdef.hdf'  d_receiv gram to test the hardware by sending and e receiving packets  mem_te This project compiles a memory testing pr st ogram.  This project prepares SD Card image to boot the Ze dBoard. It requires 'sw.arm/fsbl/fsbl_o.elf' and 'hw/impl/zedb oard.lpc/zed_b_wrapper.bit' and user program.			verilog							
sim simulation modelsim.vivado  syn Preparing 'hsr_danh_axi.edn' vivado.zedboard.lpc  gen_ip This project requires 'syn/vivado.zedboard.lp c/hsr_danh_axi.edn' and prepares 'hsr_danh axi.xpr' zedboard.lpc  impl This project requires 'gen_ip/zedboard.lpc/hs r_danh_axi.xpr' and prepares 'zed_board_wr apper.bit' and 'zed_bd_wrapper_sysdef.hdf'  e receiving packets  mem_te This project compiles a memory testing pr st ogram.  This project prepares SD Card image to boot the Ze dBoard. It requires 'sw.arm/fsbl/fsbl_o.elf' and 'hw/impl/zedb oard.lpc/zed_b_wrapper.bit' and user program.	ben	nch	Test-bench				eth_sen	This project compiles user	application pro	
modelsim.vivado syn Preparing 'hsr_danh_axi.edn' vivado.zedboard.lpc  gen_ip This project requires 'syn/vivado.zedboard.lp c/hsr_danh_axi.edn' and prepares 'hsr_danh axi.xpr' zedboard.lpc  impl This project requires 'gen_ip/zedboard.lpc/hs r_danh_axi.xpr' and prepares 'zed_board_wr apper.bit' and 'zed_bd_wrapper_sysdef.hdf'  mem_te This project compiles a memory testing pr st ogram.  This project prepares SD Card image to boot the Ze dBoard. It requires 'sw.arm/fsbl/fsbl_o.elf' and 'hw/impl/zedb oard.lpc/zed_b_wrapper.bit' and user program.			verilog				d_receiv	gram to test the hardware b	by sending and	
syn Preparing 'hsr_danh_axi.edn' vivado.zedboard.lpc  gen_ip This project requires 'syn/vivado.zedboard.lp c/hsr_danh_axi.edn' and prepares 'hsr_danh _axi.xpr' zedboard.lpc  impl This project requires 'gen_ip/zedboard.lpc/hs r_danh_axi.xpr' and prepares 'zed_board_wr apper.bit' and 'zed_bd_wrapper_sysdef.hdf'  mem_te This project compiles a memory testing pr st ogram.  This project prepares SD Card image to boot the Ze dBoard. It requires 'sw.arm/fsbl/fsbl_o.elf' and 'hw/impl/zedb oard.lpc/zed_b_wrapper.bit' and user program.	sim						е	receiving packets		
vivado.zedboard.lpc  gen_ip This project requires 'syn/vivado.zedboard.lp c/hsr_danh_axi.edn' and prepares 'hsr_danh axi.xpr' zedboard.lpc  impl This project requires 'gen_ip/zedboard.lpc/hs r_danh_axi.xpr' and prepares 'zed_board_wr apper.bit' and 'zed_bd_wrapper_sysdef.hdf'  st ogram.  This project prepares SD Card image to boot the Ze dBoard. It requires 'sw.arm/fsbl/fsbl_o.elf' and 'hw/impl/zedb oard.lpc/zed_b_wrapper.bit' and user program.			modelsim.vivado							
gen_ip This project requires 'syn/vivado.zedboard.lp c/hsr_danh_axi.edn' and prepares 'hsr_danh _axi.xpr' zedboard.lpc impl This project requires 'gen_ip/zedboard.lpc/hs r_danh_axi.xpr' and prepares 'zed_board_wr apper.bit' and 'zed_bd_wrapper_sysdef.hdf'	syn	syn Preparing 'hsr_danh_axi.edn		ı'			mem_te	This project compiles a me	mory testing p	
c/hsr_danh_axi.edn' and prepares 'hsr_danh _axi.xpr' zedboard.lpc impl This project requires 'gen_ip/zedboard.lpc/hs r_danh_axi.xpr' and prepares 'zed_board_wr apper.bit' and 'zed_bd_wrapper_sysdef.hdf'  This project prepares SD Card image to boot the Ze dBoard. It requires 'sw.arm/fsbl/fsbl_o.elf' and 'hw/impl/zedb oard.lpc/zed_b_wrapper.bit' and user program.			vivado.zedboard.lpc				st	ogram.		
axi.xpr' zedboard.lpc  impl This project requires 'gen_ip/zedboard.lpc/hs r_danh_axi.xpr' and prepares 'zed_board_wr apper.bit' and 'zed_bd_wrapper_sysdef.hdf'  dBoard. It requires 'sw.arm/fsbl/fsbl_o.elf' and 'hw/impl/zedb oard.lpc/zed_b_wrapper.bit' and user program.	gen	n_ip	This project requires 'syn/viva	ado.zedk	ooard.lp					
impl This project requires 'gen_ip/zedboard.lpc/hs r_danh_axi.xpr' and prepares 'zed_board_wr apper.bit' and 'zed_bd_wrapper_sysdef.hdf'				pares 'hs	sr_danh	bootgen	dBoard.			
r_danh_axi.xpr' and prepares 'zed_board_wr apper.bit' and 'zed_bd_wrapper_sysdef.hdf'			zedboard.lpc				· · · · · · · · · · · · · · · · · ·			
apper.bit' and 'zed_bd_wrapper_sysdef.hdf'	imp	mpl This project requires 'gen_ip/zedboard.lpc/hs		ı	oard.lpc/zed_b_wrapper.bit' and user program.					
			r_danh_axi.xpr' and prepares 'zed_board_wr							
zedboard.lpc			apper.bit' and 'zed_bd_wrapp	per_sysd	ef.hdf'					
			zedboard.lpc							

# Testing setup for simulation

The picture shows hardware structure to simulate a PTP system.




#### Simulation

- Linux case
  - Step 1: go to your project directory
    - (\$(PROJECT) stands for the project directory.)
    - [user@host] cd \$(PROJECT)/ptp.arm/hw/sim/x sim
  - Step 2: see the codes
  - Step 3: run
    - (It actually invokes Xilinx 'xelab' and 'xsim'.)
    - [user@host] make
  - Step 4: check the wave
    - (It actually invokes GTKwave.)
    - [user@host] make wave

- Windows case
  - Step 1: go to your project directory
    - (%PROJECT% stands for the project directory.
    - ⇒ cd %PROJECT%/ptp.arm/hw/sim/xsim
  - Step 2: see the codes
  - Step 3: compile (elaboration)
    - > RunMe.bat -elab
  - Step 4: simulation
    - > RunMe.bat -sim
  - Step 5: check the wave
    - > RunMe.bat -wave

## Overall steps



## Preparing HW: implementing

- Note that these steps caries out synthesis and place & routing, so it takes time.
  - ▶ It uses Xilinx Vivado and requires 'XILINX\_VIVADO' environment variable.
  - Go to '\$(PROJECT)/hw/syn/vivado.zedboard.lpc'
  - Run 'make' or 'RunMe.bat' depending on platform
  - Go to '\$(PROJECT)/hw/gen\_ip/zedboard.lpc'
  - Run 'make' or 'RunMe.bat' depending on platform
  - Go to '\$(PROJECT)/hw/impl/zedboard.lpc'
  - Run 'make' or 'RunMe.bat' depending on platform
    - Followings should be ready.
      - 'zed\_bd\_wrapper.bit': bit-stream
      - 'zed\_bd\_wrapper\_sysdef.hdf': HW description file

Note Vivado WebPack complains about part, but it is listed using 'get\_parts' TCL command. "No parts matched 'xc7z020clg484-1'


# **Preparing SW**

- Note that these steps compiles ARM program
  - ▶ It uses Xilinx SDK and requires 'XILINX SDK' environment variable.
  - ► Go to '\$(PROJECT)/sw/eth\_send\_receive'
  - Run 'make' or 'RunMe.bat' depending on platform
    - Linux: \$ make
    - Windows: > RunMe.bat -compile
    - Followings should be ready.
      - 'eth\_send\_receive.elf'

#### Download bit-stream and ELF: JTAG case

- Note that these steps downloads HW bit-stream and SW ELF image
  - ▶ It uses Xilinx SDK and requires 'XILINX\_SDK' environment variable.
  - ► Followings should be connected properly.
    - 12V DC
    - JTAG-USB
    - **□** UART-USB
  - Go to '\$(PROJECT)/sw/eth\_send\_receive'
  - Turn on power
  - Invoke text-terminal emulator
    - teraterm or hyperterminal
    - □ 15200-baud, 8-bit, no-parity, 1-bit stop, no flow control
  - Run 'make' or 'RunMe.bat'
    - Linux: \$ make
    - Windows: > RunMe.bat -download


ELF: executable and lining format




#### Download bit-stream and ELF: SD Card case

- Note that these steps prepare SD CARD for HW bit-stream and SW ELF image
  - ▶ It uses Xilinx SDK and requires 'XILINX\_SDK' environment variable.
  - Followings should be connected properly.
    - 12V DC
    - **⇒** JTAG-USB
    - UART-USB
    - Boot configuration jump for SD Card
  - Go to '\$(PROJECT)/sw/fsbl' and run 'make'
  - Go to '\$(PROJECT)/bootgen' and run 'make'
  - Copy 'BOOT.bin' to SD Card
  - Insert SD Card to ZedBoard and turn on power
  - Invoke text-terminal emulator
    - teraterm or hyperterminal
    - 115200-baud, 8-bit, no-parity, 1-bit stop, no flow control


ELF: executable and lining format



#### **FDS** monitor



- Use 'help' to see help message
- General steps of commands
  - Monitor> mac\_init
  - ► Monitor> mac\_addr -r
  - MAC 0x021234567801
  - ► HSR 0x021234567801
  - pkt\_send -b 0x021234567802 -r
  - ▶ pkt\_rcv -r -v 3



# Running

Following sequence demonstrates how 'Terminal A' sends a packet to 'Terminal B', in which 'Terminal A' and 'Terminal B' have MAC address 0x021234567801 and 0x021234567802, respectively.

Terminal A	Terminal B	Remarks
monitor> mac_init	monitor> mac_init	initialize
monitor> <i>mac_addr -r</i> MAC 0x021234567801 HSR 0x021234567801	monitor> <i>mac_addr -r</i> MAC 0x021234567802 HSR 0x021234567802	check MAC and HSR addresses. These two should be the same. Actual values depends on board I D.
	monitor> pkt_rcv -v 3 -r	Receive packets
monitor> <i>pkt_snd -b 0x021234567802 -r</i>		Send packets
		Terminal B prints packet information continuously.

㈜퓨쳐디자인시스템

34051 대전광역시 유성구 문지로 193, KAIST 문지캠퍼스, F723호 (042) 864-0211~0212 / contact@future-ds.com / www.future-ds.com

Future Design Systems, Inc.

Faculty Wing F723, KAIST Munji Campus, 193 Munji-ro, Yuseong-gu, Daejeon 34051, Korea +82-042-864-0211~0212 / contact@future-ds.com / www.future-ds.com



