


Network for Computational Nanotechnology (NCN)

UC Berkeley, Univ. of Illinois, Norfolk State, Northwestern, Purdue, UTEP

First-Time User Guide to **MOSFET V1.2.2**



Saumitra Mehrotra*, Ben Haley, **Gerhard Klimeck**

Network for Computational Nanotechnology (NCN) **Electrical and Computer Engineering**

> *http://nanohub.org/resources/mosfet smehrotr@purdue.edu







Table of Contents

•	Introduction » What is a MOSFET? » What is a SOI-MOSFET?	
•	What Can Be Simulated by the MOSFET Tool?	5
•	What if You Just Hit "Simulate"?	10
•	Some Examples » What if the Channel Length is Changed? » SOI versus Bulk MOSFET	
•	Tool Limitations and General Comments	13
•	References	14









What is a MOSFET?

metal-oxide-semiconductor field-effect transistor:

(MOSFET, MOS-FET, or MOS FET) is a device used to amplify or switch electronic signals.



- Gate: Polysilicon or Metal (eV)
- Oxide: SiO₂ used as the dielectric (nm)
- Channel: n-type doped semiconductor for PMOS and p-type doped for NMOS
- Source/Drain: Heavily doped regions in contact with channel
- Substrate: Base semiconductor material








What is a SOI MOSFET?

(Silicon on Insulator) metal—oxide—semiconductor field-effect transistor (SOI) MOSFET: semiconductor device formed above an insulator



*Refer [1] <u>https://nanohub.org/resources/5085</u> for detailed description of working of a MOSFET.


Advantages

- Better gate control* over thinner channel
- Reduces short channel effects*


Disadvantages


- Increases parasitic resistance*
- Quantization effects come in leading to increasing (threshold voltage) V_t











Modern MOSFET structure.[2]

3 different doping profiles to simulate real devices:


- Uniform
- Gaussian S/D
- Gaussian S/D + Halo


















Output from MOSFET tool

- Both Id-Vg and Id-Vd curves can be simulated during the same run
- Keep number of bias points at 0.1 V spacing for better convergence












What If You Just Hit Simulate?



Default setting simulates Id-Vg characteristics for N-type MOSFET:

Channel length, L=100nm

Oxide thickness, T_{ox} =2nm

Channel doping, N_{ch}=1e18/cm3


Id-Vg simulated are at

Vd=0.05V (low) & Vd=1.5V (high)

Long channel device behavior




Example: What if the Channel Length is Changed?





Example: SOI versus Bulk MOSFET




Improved short channel effects [3] for SOI-MOS (10 nm body thickness) over bulk-MOS at

Vd=1.5V(red) & Vd=0.05(blue)

- Lower Ioff
- Lower DIBL
- Lower subthreshold slope

Please refer [3] for more information about Short Channel Effects in MOSFETS

https://nanohub.org/resources/5085







Tool Limitations and General Comments


- No polydepletion effects are included in the simulations.
- Quantum effects are not present in the simulations.
 - » This is important for SOI simulation with very thin (<5nm) body thickness
- Few bias points during the large bias sweep (Vg or Vd sweep) might lead to non convergence.
- Take note of the location of 1D output plots while running the simulation (i.e. output profile should lie in the desired region of interest).

Please use the following link to submit any issues/comment:

https://nanohub.org/resources/3/reviews?action=addreview#reviewform

If you reference this work in a publication, please cite as follows:

 Matteo Mannino; Shaikh S. Ahmed; Gerhard Klimeck; Dragica Vasileska; Xufeng Wang; Himadri Pal (2006), "MOSFet," DOI: 10254/nanohub-r452.7.







References

- [1] MOSFET OPERATION DESCRIPTION: https://nanohub.org/resources/5085
- [2] MODERN MOSFET STRUCTURE (image)
 http://en.wikipedia.org/wiki/File:MOSFET_junction_structure.png
- [3] PADRE DEVICE SIMULATOR MANUAL: http://nanohub.org/resource_files/tools/padre/doc/padre-ref/mater.html
- [4] PADRE SIMULATOR: https://nanohub.org/resources/941/

