



Lecture #17

CMOS Inverters & Logic Gates



CMOS digital circuits have much lower power dissipation than NMOS-only

→ contains NMOS & PMOS transistors (enhancement mode!)

CMOS Inverter




→ more complex than NMOS-only, but it's worth it!



Operation

$V_I = 0$: NMOS is off, $i_{DN} = 0$, $i_{DP} = 0$
PMOS is ON, $V_{SGP} = V_{DD}$
 $\therefore V_o = V_{DD}$



$V_I = V_{DD}$: PMOS is off, $i_{DP} = 0 = i_{DN}$
NMOS is ON, $V_{GSN} = V_{DD}$
 $\therefore V_o = 0$



★ ideally, current is zero in either condition

A: NMOS in sat., PMOS in non-sat.
 $i_{DN} = i_{DP}$

$$K_n [V_{GSN} - V_{TN}]^2 = K_p [2(V_{SGP} + V_{TP})V_{SDP} - V_{SDP}^2]$$

$$K_n [V_I - V_{TN}]^2 = K_p [2(V_{DD} - V_I + V_{TP})(V_{DD} - V_o) - (V_{DD} - V_o)^2]$$

B: NMOS and PMOS in sat. (transition point)

→ ideal case: $V_{Ipt} = V_{Int} = V_{It}$
 $i_{DN}(sat) = i_{DP}(sat)$


$$K_n (V_I - V_{TN})^2 = K_p (V_{DD} - V_I + V_{TP})^2$$

$$\Rightarrow V_I = \frac{V_{DD} + V_{TP} + \sqrt{\frac{K_n}{K_p}} V_{TN}}{1 + \sqrt{\frac{K_n}{K_p}}}$$

C: NMOS is non-sat., PMOS in sat: $K_n [2(V_I - V_{TN})V_o - V_o^2] = K_p (V_{DD} - V_I + V_{TP})^2$

Transistor Sizing

- pmos device is typically larger than nmos to achieve $k_p = k_n$




→ To achieve $V_{It} = \frac{V_{DD}}{2}$, we must have nmos & pmos matched
 $\therefore k_n = k_p \rightarrow k'_n \left(\frac{W}{L}\right)_n = k'_p \left(\frac{W}{L}\right)_p$
 since $k'_p < k'_n$ typically
 must have: $\left(\frac{W}{L}\right)_p > \left(\frac{W}{L}\right)_n$

Power Dissipation

- When inverter is held at static logic "1" or "0" → no power dissipated
- switching between states, current flows and power dissipates
- Each CMOS circuit drives another CMOS circuit, which is like a capacitive load:

switching low-to-high
 "pull-up mode"




→ PMOS current must charge C_L :

$$i_L = C_L \frac{dV_o}{dt}$$

→ Energy dissipated: $E_p = \frac{1}{2} C_L V_{DD}^2$

switching from high-to-low
 "pull-down mode"



→ Energy stored in C_L now dissipated through nmos

$$E_n = \frac{1}{2} C_L V_{DD}^2$$

Total E dissipated in one switching cycle:

$$E_T = E_n + E_p = C_L V_{DD}^2$$

∴ Power dissipated at frequency f: $P = f C_L V_{DD}^2$ ★


CMOS Logic Circuits

→ How do you determine their function?

★ "1" input yields PMOS off and NMOS on, and vice versa for "0" input

★ AND: parallel PMOS, series NMOS
 OR: parallel NMOS, series PMOS

2-input OR gate:



A	B	V_o	
0	0	V_{DD}	0
0	V_{DD}	0	V_{DD}
V_{DD}	0	0	V_{DD}
V_{DD}	V_{DD}	0	V_{DD}