# Harmonica GPU ©Chad Kersey and Sudhakar Yalamanchili unless otherwise noted (1)

### Georgia Tech

# Objectives

- Detailed look at the implementation of a SIMT GPU
- Example of the type of information propagated down the pipeline
- Basis for the next assignment and the default project

(2)

### Georgia Tech

# Reading

- · C. Kersey, "HARP Instruction Set Manual"
- · CHDL Architecture Description
  - https://github.com/cdkersey/harmonica2
  - Note that this is under active development so the current code base/definitions may be changing


(3)


### Georgia Tech


## The Harmonica GPU


- An instance of the HARP family of ISAs
  - SIMT oriented RISC-like ISAs
- Parametric SIMT GPU
  - Datapath width, instruction encodings, #registers are configurable
- Lightweight, simplified pipeline with multi-warp execution
  - No thread blocks
  - Nested parallelism
- Designed as a memory side or CPU accelerator for data intensive computing


(4)




















































# Some Miscellaneous Observations

- Recirculating warp model of execution
  - Waiting warps distributed through the data path
    - o Barriers, divergent warps, memory accesses
- Warps can spawn other warps → nested parallelism
- Elementary scheduling, and fetch policies
- Supports kernel mode execution and interrupts (lane 0)

(23)