


→ OPCODE & OPERANDS are both types of instrucⁿs. that are used in a microprocessor.

- An OPCODE is a command that tells the microprocessor what operⁿ to perform, such as adding two nos. or Jumping to a specific locⁿ in memory.
- An OPERAND is the data that the OPCODE operates on, such as the no. to be added or the memory locⁿ to jump to.
- Together an OPCODE & its OPERANDS make up a complete instrucⁿ that the microprocessor can execute.

Unit - 2


Instruction Codes :- It is a group of bits (0101...) that tells to the ~~Computer~~ ^{Computer} processor to perform some specific task.

It can be organized into 2 parts:-




In the memory, the instruction will be present

From the memory, we are one getting the instruction code. & we are going to be converted into 2 groups of bits. & this group of bits will be read by the processor.



This instruction code can be divided into



It is of 3 types:-


- | | |
|---------------------|-----------|
| 1) Memory Reference | Instruct' |
| 2) Register | " " |
| 3) I/O | " " |

So based on this instruction, the

Instruction Code can be of 3 types :-



- 1) Immediate Address
- 2) Direct "
- 3) Indirect "

- 1) Immediate address → Specific actual Operand.



- 2) Direct add: Address of Operand
(effective address)

Absolute addressing mode




Actual address is given in instructions

use to access Variables

Ex:

Opcode	400
--------	-----

Value of Address



9 value of Address at 311001

Address & operand at

Accumulator

$$\text{Add } X \quad AC \leftarrow AC + M[X]$$

There is some value we have to load in memory

$$\text{Load } LD \quad AC \leftarrow M[400]$$

Disadv.

• Restricted address space


Suppose	16	4	12	Address

2144

memory add
62
accommodate
of 4/5/11

③ Indirect addressing mode :-

- The address field of the instruction specifies the address of memory locn. that contains the effective add. of the Operand.



→ 2 memory access required.

⇒ first you ~~have to~~ check in instn where address is written, then the no. is written in that address You visited there & from there you collected the data.

Add X

$A_c \leftarrow A_c + M[M[x]]$ Here x is the locn. of Σ, Q and data y .

have collected from there Again go to the memory 3rd time $M[x]$ accumulates data add y .

$$\text{Effective address} = M[x] = 800 \\ =$$


o Processor Register

A Processor register is a small, high-speed storage loc'n. within the CPU that is used to store & manage data that the CPU is actively processing. These registers are an integral part of the CPU & play a critical role in the execution of machine instruc'n's.

o Effective Address :-

The effective address refers to the address of an exact memory loc'n. in which an operand's value is actually present.


Dif. types of registers:-



⇒ Word :- It is a memory representational unit.
1 byte = 8 bit

memory के तीव्र स्थिर words के
Stone के अकेले हैं, जो हमें प्राप्ति करते हैं 4096
i.e. No. of words के बारे में 12 bits
32 के लिए words के बारे में 16 bits
32 के लिए total size = 16 bits

⇒ Address register :- from this we use,
take out data from memory.



⇒ Data register :- Where we use to
store data.

Size of data = 16
in 1 word

15

0

Data Register

\Rightarrow Accumulator :- To Store Intermediate Data.

Suppose Data Coming from ALU is saved into Accumulator.


15

Accumulator(16)

\Rightarrow used for arithmetic & logical opern.


\Rightarrow program Counter :- to store the address of next instrucn.

Let suppose I_1 is the instrucn at '1000' address



So, in program counter, we have already fetched the I_1 instrucn, so it is vacant now & next instrucn. is now at 1001 address I_2 .


So, PC always point out those locn. where ~~next~~ instrucn is present, not the instrucn which we have taken.



\Rightarrow Instruction Register (IR) :-



'Contains the instruc. most recently fetched or executed. The fetched "instruc." is loaded into an IR, where the OPCode & Operand Specifier is analyzed.'

Eg:-



Operand : 450 is showing the data present at the 450 locn.

opcode : And the Opernd. is to be performed
add, sub, mult.



15
 \Rightarrow Temporary Reg. (TR) 0
 (16 bits)

If it is an 8-bit register which the programmer can't access at all. It is temporarily stored inside 8085 microprocessor which is 8-bit Operand to the Instruction Set.

Adv - Stores the information internally.
 Disadv :- Users rather programmer don't have any access to it.

\Rightarrow Input Register:- (INR)
 (8 bits)

taking I/O from devices

\Rightarrow Output Reg. (OUT) 8 bits

Data received from opp. ALU or PC, 211 | \oplus 31/2
 to opp. devices
 All these, printer, monitor etc.

Common Bus Systems

A Common bus System in Computer architecture refers to a design where multiple Components within a Computer System Share a Single Communc pathway, Known as a bus, to Exchange data & Control Signals.

This bus Serves as a Central means of Commnc, allowing diff parts of the Computer to interact with each Other.

Common bus systems Are prevalent in many Computer architecture, including those found in personal computers & embedded Systems.


⇒ Using Diagram?

There are diff. diff. register in this 16-bit Common bus system

→ Address register, Prog. Counter, direct register, Accumulator, Inbit register, Instant register, Temporary register, Output register.

So we are connecting this all register
to memory unit through common bus system.

So, here we are taking 3 select line
bcz here we are connecting 7 I/O lines with bus i.e., memory unit, AR, PC, DR, AC, IR, TR



Note:- No. of I/Os is not 8 here, only 7 is there. You can say 1 I/O is reserved. So in future if we are going to add one component then we can use these.

4096 → memory of 32 bits And no. of Slots 2¹⁶

16 → 82 slots & 32 bits / data of
Storage 42 word

PAGE NO.:
DATE: / /

→ memory Unit has 42 data Storage about 32 bits

Note: we have not connected input register to the bus bcz it is taking input from I/O devices like Keyboard.

E → E denotes for extra bits.

→ Here Output register is also not connected to the bus bcz it is giving output to the O/P devices like monitor, printer, Scanner but it will take I/O from bus.

① Memory Unit :-


Here you can see Write & Read which is a Control Value.

→ Let suppose we will active Read here to give particular address from where to take ~~memory~~ data from memory. And after that the data is loaded onto the bus.

So, for this, i.e. to load values onto bus, we will take Select

Value as 111

(2) Program Counter :- next instruction to be fetched ~~BE10~~ address ~~AR~~
 AR ~~Y1~~



: we have used 12 bit address.

So, we will fetch that address & after that we have to send that address to the address register.

Also, AR is also connected to the memory unit. So, AR will tell to the memory unit that take this address & ~~from data~~ data from this address to be sent to the bus. So that data can be sent to DR.

So, Overall # we can see from PC the operation is started

So, value '2' \rightarrow 010. Sent to

Select line. So that the value which is present in PC will be sent to the bus. So that the value will be available for all.

So in AR, the Control Unit will get the value of load to 1.

So, the address will be sent to AR & address is of 12 bit

→ So, the same address is sent using Address Bus to the memory Unit.

So, in memory unit there is a decoder, which will decode the 12 bits & search to the actual position / slot and then fetch the data present on that slot, means try to Read.

So, this data will be loaded to the bus by taking '7' → 111 as select line.

After that the data will be shared with everyone.

But we are actually giving that data to DR and DR AC is Connected to ALU (Performs some oper. like add, subtract)

⇒ Now, that data is sent to Adder & logic and will be sent to accumulator.

⇒ from here, if accumulator wants to share that data ~~from~~ to output register.

So, we will take Value 4 → 100, so by doing this the value will be loaded to bus and after loading on bus, the same data will be available to all.

⇒ So, if we want to load that value in Output register then we will ~~load~~ set the value of load to 1 → the data

will be loaded on output.

⇒ from there that data is sent to I/O devices.


* So, you can see all load, increment & Clr is connected to CLOCK. so when clock value is activated then based on what it is, it will load the data & perform Clear, increment the Value.

Instruction format

(1) Memory reference Instructions:

These instructions refers to memory addresses as an operand. The other operand is always accumulator.

It specifies 12-bit address, 3-bit opcode & 1-bit addressing mode for direct & indirect addressing.




Ex. | R register Contains = 0001 XXXX

i.e ADD after fetching & decoding of instruction we find that it is a memory reference for ADD operation.


Range from 000 ~ 110
Opcode


② Register Reference :- These instructions perform Op^n on registers rather than memory address. The IR (14-12) is 111 (differentiates it from memory reference) & IR(15) is 0 (differentiate it from I/O/P / O/P instrucⁿ).

The rest 12 bits specify register Op^n .



③ Input/Output :- These "instrucⁿ" are for communication b/w Computer & outside environment, The IR (14-12) is 111 (differentiate it from memory reference) & IR (15) is 1 (differentiate it from register reference instrucⁿ).





memory reference
Instructions
PAGE NO.:
DATE: / /

1) ~~Memory referenced Instructions~~

Hex Code

<u>Symbol</u>	$I = 0$	$I = 1$
AND	0xxx	8xxx
ADD	1xxx	9xxx
LDA	2xxx	Axxx
STA	3xxx	Bxxx
BUN	4xxx	Cxxx
BSA	5xxx	Dxxx
ISZ	6xxx	Exxx


$\Rightarrow I = 0, I = 1$, It indicates whether it is a direct or indirect address.
It holds the hexa code.

\Rightarrow from 0 to 6 \rightarrow direct addressing
 " 8 to 15 \rightarrow Indirect "

2) Register ref. Instrucⁿ

15 14 12 11

0



This instruction are related to the register reference instrucⁿ.

Instruction Set Completeness

A set of instrucⁿ is said to be complete if the computer includes a sufficient no. of instrucⁿ in each of the following categories:

- 1) Arithmetic, logical & Shift instrucⁿ
- 2) A set of instrucⁿ for moving informⁿ to and from memory & processor registers.

Instruction types

- 1) Functional Instrucⁿ
 - Arithmetic, logic & Shift oper^s
 - ADD → Add memory word to AC (Accumulator)
 - CMA → Complement AC
 - INC → Increment AC
 - CIR → Circulate right AC & E
 - CIL → Circulate left AC & E
 - AND → AND ...

CLA → Clear AC

Transfer Instrucⁿ.

- ②
- LDA → Load Ac from memory
 - STA → Store Content of AC into memory

③ Control Instrucⁿ

- BUN → Branch UnConditionally
- BSA → Branch & Save return address
- ISZ → Increment & Skip if zero

④ I/P / O/P Instrucⁿ

- INP → Input character to AC
- OUT → O/P character from AC

Control Unit

The Control Unit is a part of the CPU. The CPU is divided into the arithmetic logic Unit & the Control Unit.

The Control Unit generates the appropriate timing & Control Signals to all the operⁿs involved with a Computer.


The flow of data b/w the processor, memory & other peripherals is controlled using the timing signals of the Control Unit.

The main funcⁿ of a Control Unit is to fetch the data from the main memory, determine the devices and the operⁿs involved with it, & produce Control Signals to execute the operⁿ.

The funcⁿ. Of the Control Unit are :-

- 1) It helps the Computer System in the process of Carrying out the stored program instructions
- 2) It interacts with both the main memory and arithmetic logic Unit.
- 3) It performs arithmetic or logical operⁿ.

Timing & Control



→ 4-bit Sequence Counter
(0-15)

↳ O/P timing Signals $T_0 - T_{15}$

⇒ 0-11 → Connected to Control logic

⇒ 15 → Q7 & I ($I = 0$
 $I = 1$)

⇒ 12, 13, 14 → 3x8 Decoder
(0-7 o/p)

$D_0 - D_7$ Connected to Control logic

⇒ b bit sequence counter is
connected to 4x16 decoder

and O/P of Decoder is 0 to 15
which is timing signals
($T_0 - T_{15}$) Connected to Control
logic

Note

Every timing signal will be incremented by $\frac{1}{T}$.

PAGE NO.:	11
DATE:	/ /

Ex:

Construct a case where sequence counter is incremented to provide timing signals.

To $T_1 T_2 T_3 T_4$

S. Counter \uparrow

\Rightarrow For each clock pulse the sequence counter is incrementing. Likewise, it is incrementing synchronously.

So, assume T_4 (time) sequence counter is clear to 0; $SC \leftarrow 0$.

- If decoder O/P d_3 is active at the time $SC \leftarrow 0$

So, $D_3 T_4 : SC \leftarrow 0$

Instruction cycles:

An Instruction Cycle also known as a fetch - decode - execute cycle is the basic operation performed by CPU to execute an instruction.

The instruction cycle consists of several steps, each of which performs a specific funcⁿ in the execution of the instruction. The major steps in the instruction cycle are:

1. Fetch :- In this, the CPU retrieves the instruction from memory. The instruction is typically stored at the address Specified by PC. The PC is then incremented to point to the next instruction in memory.
2. Decode : In this, the CPU interprets the instruction & determines what operⁿ needs to be performed.

3 Execute :- In this, the CPU performs the operations specified by the instruction. This may involve reading or writing data from or to memory, performing arithmetic or logic operation on data.

Fetch & Decode

{ To : $AR \leftarrow PC$ It is incremented
 as it is going to read next instruction
 Fetching T1 : $IR \leftarrow M[AR]$, $PC \leftarrow PC + 1$
 Some word add. is sent to IR

Decoding T2 : $D_0 \dots D_7$ Decode. $TR(12-14)$

$AR \leftarrow IR(0-11)$, $I \leftarrow IR(15)$

using diagm:

Control Signal $\rightarrow S_0, S_1, S_2$

To achieve the follow. Connections :-

AT To

1. Place the Content of PC onto the bus by making the bus selection i/p
 $S_2 S_1 S_0 = 010$

2. Transfer the Content of the bus to AR by enabling the load input of AR.

AT Te

1. Enable the read i/p of memory.
2. Place the Content of memory onto the bus by making $S_2 S_1 S_0 = 111$
3. Transfer the Content of the bus to IR by enabling the load i/p of IR.
4. Increment PC by enabling the INR i/p of PC.

15 14 13 12 11

I	Opcode	Address
---	--------	---------

O

PAGE NO.:
DATE: / /

Program \rightarrow Memory Unit
Sequence of Inst. \rightarrow IR

- Step 1 Start $SC \leftarrow 0$
- 2 $T_0 : AR \leftarrow PC$ } fetch from memory
- 3 $T_1 : IR \leftarrow M[AR], PC \leftarrow PC + 1$ } incrementing
- 4 $T_1 : IR \leftarrow$
- $T_2 : \begin{aligned} &\text{decode opcode } IR(12-14) \\ &AR \leftarrow IR(0-11), I \leftarrow IR(15) \end{aligned}$ } decode
- 5 $T_3 : \begin{aligned} &\text{decision} \\ &\begin{cases} \text{Indirect} \\ \text{Direct} \end{cases} \end{aligned}$ } Memory reference
Register ,
I/O Reference

$S_7 \rightarrow \text{Decoder } (0 \rightarrow 7)$

4 diff. modes of instruction :-

- ① $A' \neq IT_3 : AR \leftarrow M[AR]$ } Indirect
 $D=0, I=1, T_3 \text{ Active}$ } add-modes
- ② $D \neq IT_3 : \text{Nothing}$ } Direct
 $D=0, I=0, T_3 \rightarrow \text{Active}$ } add.

③ $D_7 I' T_3$: Execute a register ref. instr.

$D = I, I = 0, T_3 \rightarrow \text{Active}$

④ $D_7 IT_3$: Execute I/O instr.

$D = 1, I = 1, T_3 \rightarrow \text{Active}$


Register reference Instn:

$D_2 = 1$ and $I = 0 \rightarrow$ register ref. instr

\Rightarrow These instructions use bits 0 through 11 of the instruction code to specify one of the 12 instrn.

\Rightarrow These 12 bits are available in IR (0-11)

\Rightarrow They were also transferred to AR during time T_2 .



PAGE NO.: _____
DATE: / /

⇒ The control func. & microoperations for the register reference instr. are :-

$D_7 \mid I' \mid T_3 = \gamma$ (common to all register ref.)
 ↓ ↓ ↗
 high $I=0$ At T_3 time

$IR(i) = B_i$ (bit in IR (0-11))
 ↓
 if will perform
 from 0-11

OPCODES

CMA → Complement AC

CME → Complement E

Ex $IR(1) = B_1$
 :
 $IR(11) = B_{11}$

CLF → Circular Shift ($r B_7$)
 ↓

$AC \leftarrow \underbrace{sh\ r\ AC}_{\text{right shift}}$

$\overline{AC(15)} \leftarrow E$
 AC 15 bit ~~0111~~
 ↓ 3rd E bit
 ↓ fill ~~0000~~

$E \leftarrow AC(0)$

E ← value Accumulator

0 bit ← ~~0111~~

CIL :- Circular Shift left. (80)

$AC \leftarrow Shl\ AC$

Performed left shift

$AC(0) \leftarrow E$

Accumulator \Leftarrow 0 bit if extra
bit ends 0 → test

$E \leftarrow AC(15)$

$E \Leftarrow$ Accumulator \Leftarrow 15th bit

$\Rightarrow SPA : \gamma B_4$

if $(AC(15) = 0)$ then $PC \leftarrow PC + 1$
Skip if +ve

means $AC(15)$ at value 0 → if

the if PC at value increment
and if

$\Rightarrow SNA : \gamma B_3$

if $(AC(15) = 1)$ then $PC \leftarrow PC + 1$
Skip if -ve

means $AC(15)$ at value 1 → if -ve

the if PC at value increment and

⇒ SZA $\& B_2$: if ($A \neq 0$) , then

$P_C \leftarrow P_C + 1$) skip if A zero

⇒ SZE : $\& B_1$ if ($E = 0$) then
 $P_C \leftarrow P_C + 1$ skip if E
 is zero

⇒ HLT : $\& B_0$: $S \leftarrow 0$ (S is a short
 - Stop f/f)
 halt Computer

Suppose Example

$\& B_{11}$ → means $\frac{I' D_7 B_{11}}{8}$

↙ ↘ B_1 each bit 0

0	111	1	000	0000	0000
↓	7	↓	8	0	0

Hexa decimal : ↓ ↓ ↓ ↓

Code

Memory reference Instn.



- There are 7 memory-reference instrns.
- The decoded O/p D_0 for $I=0, i.e., 4, 5 \neq 6$ from the "Opn" decd. that belongs to each "Instn." is included in the table.
- The effective add. of the instrn. is placed in the address register AR & was placed there during timing signal T_2 when $I=0$ or during timing signal T_3 when $I=1$.
- The execution of the memory-reference Instn. starts with timing signal T_4 .
- The actual execution of the Instn. in the bus system will require a sequence of microops. This bcz data stored in memory cannot be processed directly.

Note: Already we have used D_1 in register ~~reference~~ reference.

So now left is $D_0 - D_6$. that's why

$$q = 0, -4, 5$$

Total 7 instrucn. AND, ADD, LDA,
STA, BUN, BSA, ISZ



Adding data of memory word in AR & AC
and the Carry generated
is added into E flf.

(3)

LDA D₂

$A \leftarrow M[AR]$
 Loading address present in AR into AC.

(4)

STA D₃

$M[AR] \leftarrow AC$
 [Store AC]

Data present in AC is now stored in memory word in AR

Branching address

(5)

BUN D₄ $PC \leftarrow AR$

Data present in AR is added/transferred into PC. (Jump still)

(6)

BSA D₅

$M[AR] \leftarrow PC$,
 $PC \leftarrow AR + 1$

Going branching &
 returning save
 address

The data in PC is stored in a loc' at memory word AR

& incrementing the value of AR and then add it to PC

ISZ

D₆ $M[AR] \leftarrow M[AR] + 1$

7

✓
 Increment &
 skip if zero

If $M[AR] + 1 = 0$ then
 $PC \leftarrow PC + 1$

~~Memory add, register~~ If 1st data

~~Set increment~~ ~~Set~~ |

and $M[AR] + 1 = 0$ then
 Prog. Counter \Rightarrow incremented
~~Set~~ ~~Set~~ ~~Set~~ ~~Set~~ Skip
~~Set~~ ~~Set~~ |

⑪ AND to AC

And logic operation on pairs of bits in AC and the memory word specified by the effective address.

The result of the operation is transferred to PC.

microarch'ng } Do T₄ : $DR \leftarrow M[AR]$
 Do T₅ : $AC \leftarrow AC \wedge DR$,
 $SC \leftarrow 0$

This instruction is completed at T₅ time.

The Control funcⁿ. for this Instruction uses the openⁿ. Decoder D₀ since this O/P of the decoder is active when the Instruction has an AND openⁿ whose binary code value is 000.

Two timing signals are needed to execute the instrucⁿ.

The clock transition associated with timing signal T₄ transfers the operand from memory into DR

The clock transition associated with timing signal T₅ transfers the operand from AND openⁿ of AC & DR to AC.

=

② ADD to AC

D.T₄ : DR \leftarrow M[AR]

D.T₅ : AC \leftarrow AC + DR, E \leftarrow Cout
SC \leftarrow 0

The same two timing signals T_4 & T_5 are used again but with open decoder D_1 instead of D_0 .

After the instruction is fetched from memory & decoded, only one op of the open decoder will be active & that op defines the sequence of microops that the control values during the execution of a memory reference instruction.

→ load.

(3) LDA to AC

$D_2 T_4$: $DR \leftarrow M[AR]$

$D_2 T_5$: $AC \leftarrow DR$, $SC \leftarrow 0$

This instruction transfer the memory word specified by the effective address to AC.

The

AC to bus system there is no direct path from the bus into AC.

The adder & logic circuit receive infoⁿ from DR & can be transferred into AC.

Therefore it is necessary to read the memory word into DR.

and at T_5 time $SC \leftarrow 0$ the data in DR is stored into AC.

(4) STA : Store AC

This instrucⁿ. stores the content of AC into the memory word specified by the EA. Since the O/p of A is applied to the bus & the data I/P of memory is connected to the bus, we can execute the instrucⁿ. with one microperⁿ.

$D_3 T_4 : M[AR] \leftarrow AC, SC \leftarrow 0$

BUN :- Branch Unconditionally

This Instruc. transfer the Prog. to the instruc. specified by the ZA.

Remember that PC holds the address of the instruc. to be read from memory in the next instruc. cycle.

PC is incremented at time T₁ to prepare it from the address of the next instruc. in the prog. Sequence.

This instruc. allows the programmer to specify an instruc. o at Sequence & we can say that the prog. branches unconditionally

$$D_4 T_4 : \text{PC} \leftarrow \text{AR}, \text{Sc} \leftarrow 0$$

Effective add. is transferred through the common bus to PC.

The next instruc. is then fetched & executed from the memory

given by the new values in pr.

BSA Branch & Save return address

$M[AR] \leftarrow PC, PC \leftarrow AR + 1$

When executed, the BSA instruction stores the address of the next instruction in sequence into a memory location specified by the effective address.

The effective address plus one is then transferred to PC to serve as the address of the first instruction in the Subroutine.

20	0	BSA	135
PC = 21		Next instruc ⁿ	
getr 2 address	AR = A135	Subroutine	
✓	136	↓	
EP	1	BUN	
memory, PC, AR at time T _y			

20	0	BSA	135
21		Next instruc ⁿ	
135	21		
		Subroutine	
		↓	
	1	BUN	135
memory & PC after execution			

~~first our next instrucⁿ is at PC = 21~~

Firstly, $PC = 21$ So next instrucⁿ will execute. So there will be some return address at $PC = 21$

$AR = 135$ ~~42~~ Σ , i.e. ~~000~~ EA indicating

⇒ In BSA, it is already we are seeing that we have to return at 135 and vPC will be stored at EA.

data of

$$M[135] \leftarrow 21, \quad PC \leftarrow 135 + 1 \\ = 136$$

Some our next instrucⁿ will be continued.

two timing signals T_4 & T_5

Decoder $\xrightarrow{D_5-T_4}$: $M[AR] \leftarrow PC, AR \leftarrow AR + 1$

D_5-T_5 : $PC \leftarrow AR, SC \leftarrow 0$

ISZ Increment & skip if zero

Sequence of microoperations

3 timing Signals

D₆T₄ : DR \leftarrow M[AR]

D₆T₅ : DR \leftarrow DR + 1

D₆T₆ : M[AR] \leftarrow DR if (DR = 0)
then (PC \leftarrow PC + 1)
SC \leftarrow 0