



COD

Computer Organisation and Design (Lovely Professional University)

Computer Organization:

- Organization of Computer is defined by
 - * Internal Registers
 - * Timing & Control Structure
 - * Set of instructions that it use.


- Modern Processor is a very complex device.
 - * Many registers
 - * Multiple arithmetic units
 - * Ability to Pipeline many consecutive operations.

- A Basic Computer contains two components
 - * Memory and * Processor.

- Memory has 4096 words in it (RAM). $2^{12} = 4096$
- Each word is 16 bits long \downarrow 12 bits are required

Program - A set of Machine Instructions (micro-operation)

- Increment (no address) - immediate instruction.
- 0-Direct addressing - Instruction with address along with data.
- 1-Indirect addressing - Second part of instruction designates an address of a memory in which the address of the operand is found.



→ Accumulator - General Purpose Register.

→ Effective address - Address of the operand.

→ There are 8 types of Registers:

* Program Counter (PC) : contains address of the next instruction to be executed

→ There is no extra bits → It is of 12 bits.

* Address Register (AR) : Track of what locations in memory it is addressing. → 12 bits.

* Data Register (DR) : operand is found, using either direct or indirect addressing if it is stored in DR.
 → 16 bits. (operand is stored in DR)

* Accumulator : Data + Processor → 16 bits register.

* Temporary Register (TR) : To store the temporary storage register / temporary data
 → 16 bits.

* Input Register (INPR) : Input device → 8 bits

* Output Register (OUTR) : Send to output device → 8 bits.

Common Bus System:

- Basic Computer: 8 registers, a memory unit & a control unit.
- The registers in the Basic computer are connected using a Bus.
- Output of 7 register and memory connected to input of bus.
- 3 Select lines S_2, S_1, S_0 will be there.
- LD(load) input is enabled, receives the data from the bus (Next clock Pulse).

	S_2	S_1	S_0	Register	Data transfer from
0	0	0	0	X	Bus \rightarrow Reg \Rightarrow Load
1	0	0	1	AR	Reg \rightarrow Bus \Rightarrow Select lines
2	0	1	0	PC	
3	0	1	1	DR	ALU - Arithmetic logic unit
4	1	0	0	AC	
5	1	0	1	IR	
6	1	1	0	TR	
7	1	1	1	Memory	

* ~~DR ← AC~~; DR \leftarrow AC is done using transfer through ALU. and Load of AC is high.

- Q. The output of four registers (R_0, R_1, R_2 and R_3) are connected through 4 to 1 line multiplexers to the inputs of the fifth register.

Ans:


$$T_0 : R_5 \leftarrow R_0$$

$$T_1 : R_5 \leftarrow R_1$$

$$T_2 : R_5 \leftarrow R_2$$

$$T_3 : R_5 \leftarrow R_3$$

$T_0 T_1 T_2 T_3$	$S_1 S_0$	load
0 0 0 0	X X	0
1 0 0 0	0 0	R_0
0 1 0 0	0 1	R_1
0 0 1 0	1 0	R_2
0 0 0 1	1 1	R_3



- Q. The adder-subtractor circuit has the following values for the input mode 'M' and data inputs 'A' and 'B'. In each case, determine the outputs: S_3, S_2, S_1, S_0 and C_1 .

M A B


0 0111 0110

0 1000 1001

1 1100 1000

1 0101 1010

1 0000 0001



M	A	B	Sum	C4
0	0111	0110	1101	
0				
1				
1				
1				

Computer Instructions:

→ Basic Computer Instruction Format.

1. Memory-Reference Instructions (opcode = 000~110)

I = 0 → Direct addressing

I = 1 → Indirect addressing.

→ It goes from 8-E (direct) and 0-6 (~~indirect~~).

Direct: 0xxx, 1xxx----, 6xxx (Direct memory instruction)

Indirect: 8xxx, 9xxx----, Exxx. (I. M. I.).

2. Register-Reference Instructions (OP-code = 111, I=0)

→ Any hexadecimal code that starts with 7xxx is a Register-Reference Instructions.

→ 7xxx (starting)

3. Input-Output Instructions: (OP-code = 111, I=1)

→ Any hexadecimal code that starts with Fxxx is a Register Input-Output Instructions.

→ Fxxx (starting).

Note:

→ A Basic Computer needs 25 instructions.

→ 3 bits are used as an operational code.

Instruction Set Completeness:

* Functional Instructions:

→ Arithmetic, logic & Shift Instructions

* Transfer Instructions:

→ LDA, STA → Data transfers between main memory and Processor registers.

* Control Instructions :

→ sequencing and control.

Timing and Control :

Control Unit : Translates From machine instructions to the Control Signals.

Hard Wired Control :

→ CU is made up of sequential and combinational circuits to generate the control signal.

adv : fast mode of operations

disad : It requires change of wires.

Instruction Cycle :

→ Fetch - instruction from memory

→ Decode - the Instruction.

→ Read - Effective address from memory if instruction has indirect address.

→ Execute - the address

Fetch and Decode :

→ After each clock Pulse, SC is incremented by 1

To : AR \leftarrow PC

T₁ : IR \leftarrow M[AR], PC \leftarrow PC + 1 } Fetching
 + Effective address.

T₂ : D₀, ..., D₇ } \leftarrow decode TR (12-14), AR \leftarrow IR(0-11), I \leftarrow IR(5) } decoding.

→ Memory-reference register takes 4 cycles.

→ AR, Register Reference, Input-output register takes 3 cycles.

* Register-Reference Instructions:

→ Identified when $D7=1 ; T=0$.

→ Specified in $B0 \sim B11$ of IR.

→ Execution starts with timing signal T_3 .

$$\Rightarrow S_1 = D7I'T_3$$

$$\Rightarrow B_i = IR(i), i=0,1,2 \dots 11$$

$$S_1 = D7I'T_3 \quad S_2 \leftarrow 0 \quad \text{clearse}$$

CLA $\uparrow B_{11}(7800)$ $AC \leftarrow 0$ Clear AC

CLE $\uparrow B_{10}$ $E \leftarrow 0$ Clear E

CMA $\uparrow B_9$ $AC \leftarrow AC'$ Compliment AC

CME $\uparrow B_8$ $E \leftarrow E'$ Compliment E

CIR $\uparrow B_7$ $AC \leftarrow \text{Shr } AC, AC(15) \leftarrow E, E \leftarrow AC(0)$ Circulate right

CIL $\uparrow B_6$ $AC \leftarrow \text{Shl } AC, AC(0) \leftarrow E, E \leftarrow AC(15)$ Circulate left

INC $\uparrow B_5$ $AC \leftarrow AC + 1$ Increment AC.

SPA $\uparrow B_4$ if $(AC(15)=0)$ then $(PC \leftarrow PC+1)$ Skip if Positive

SNA $\uparrow B_3$ if $(AC(15)=1)$ then $(PC \leftarrow PC+1)$ Skip if negative

SZA $\uparrow B_2$ if $(AC=0)$ then $(PC \leftarrow PC+1)$ Skip if $AC=0$

SZE $\uparrow B_1$ if $(E=0)$ then $(PC \leftarrow PC+1)$ Skip if $E=0$

To restore operation, $HLT \uparrow B_0 \quad S \leftarrow 0$ (S is a Start-Stop flip-flop) Halt Computer

* All these instructions are run in 1 cycle $\rightarrow T_3$



* Only one value in the one cycle.

* Subscript remembers which bit is moving
 x for skip ; $\begin{cases} 0 & \text{+ve} \\ 1 & \text{-ve} \end{cases}$ } most significant bit



→ Skip - increments the Program Counter.

Q. An 8-bit register contains a binary value 10011100. What is the register value after an arithmetic shift right? Starting from the initial number 10011100. Determine the register value after the arithmetic shift left 4. State whether there is an overflow.

Sol



→ Arithmetic shift will always be on a assigned value.



$$01100010 = \boxed{100}$$

$$00110010 \quad \text{c=}\textcircled{x}$$

Q. Starting from input value $R = 11011101$. Perform
 $\text{Shl } R$, $\text{cir } R$, $\text{Shr } R$, $\text{cirl } R$.

$$R = 11011101.$$

- Sol:
- $R \leftarrow \text{Shl } R \quad R(t_1) = 10111010$
 - $R \leftarrow \text{cir } R \quad R(t_2) = 01011101$
 - $R \leftarrow \text{Shr } R \quad R(t_3) = 00101110$
 - $R \leftarrow \text{cirl } R \quad R(t_4) = 01011100$

Q. What is the value of output 'H', if input 'A' is
 1001 ; $S=1$, $IR=1$, $IL=0$.

Sol:

$S=1, IR=1, IL=0$

$A_0 \ A_1 \ A_2 \ A_3$

$A = 1 \ 0 \ 0 \ 1$

$H_0 \ H_1 \ H_2 \ H_3$

$H = 0 \ 0 \ 1 \ 0$

Q. Design an arithmetic circuit with one selection variable 'S'. and two n-bit data inputs 'A' and 'B'. The circuit generates the following four arithmetic operations in conjunction with the input carry Cin. Draw the logic diagram for the first two stages.

S	$G_n = 0$	$Cin = 1$
0	$D = A + B(\text{add})$	$D = A + 1 (\text{increment})$
1	$D = A - 1 (\text{decrement})$	$D = A + B + 1 (\text{subtract})$

Check the after tutorial.

$\rightarrow ISZ$

D6

 $M[AR] \leftarrow M[AR] + 1$, \uparrow

Memory Reference Instructions:

Symbol	Operation	Symbolic decoder
--------	-----------	---------------------

Add AND D₀ADD D₁LDA D₂STA D₃BUN D₄BSA D₅ $AC \leftarrow AC \wedge M[AR]$ $AC \leftarrow AC + M[AR], E \leftarrow Cout$ $AC \leftarrow M[AR]$ $M[AR] \leftarrow AC$ $PC \leftarrow AR$ $M[AR] \leftarrow PC, PC \leftarrow AR + 1$

AND to AC:

→ Performs AND logic with AC memory word specified by Effective address (EA).

D₀ AND { D_{0T4}: DR $\leftarrow M[AR]$ Read operand [000]
 D_{0T5}: AC $\leftarrow AC \wedge DR$, SC $\leftarrow 0$ and with AC. [2 cycles]

D₁ ADD { D_{1T4}: DR $\leftarrow M[AR]$ access the memory [001]
 D_{1T5}: AC $\leftarrow AC + DR$, SC $\leftarrow 0$ and E $\leftarrow Cout$. [2 cycles]

D₂ LDA { D_{2T4}: DR $\leftarrow M[AR]$ read operand [010]
 D_{2T5}: AC $\leftarrow DR$, SC $\leftarrow 0$ [2 cycles]

D₃ STA { D_{3T4}: M[AR] $\leftarrow AC$, SC $\leftarrow 0$ [011]
 Accumulator value. is transferred to memory add. [1 cycle]

BUN : Branch Unconditionally.

D₄T₄ : PC \leftarrow AR, SC \leftarrow 0.

LD(PC) = 1 [100
100]

- giving new address to Program Counter.
- allows us to specify an instruction out of sequence.
- Branches unconditionally.

BSA : Branch and Save Return Address:

- Position of Programs branching.
- Store Address of next instruction in sequence into a memory location specified by effective address.
- Subroutine - can have multiple instructions.
- EA + 1 transfer to PC serve as 1st inst. in subroutine


D₅T₄ : H[AR] \leftarrow PC, AR \leftarrow AR + 1

D₅T₅ : PC \leftarrow AR, SC \leftarrow 0


Q. Check Previous tutorial for Q.

$$C_{in} = 1$$

$$S =$$



Q. A computer uses a memory unit



Q: direct - will have memory effective address

baseless - need 2 reference int

→ read int → read operand

indirect - 3 reference int.

- Read int = Read Effective Address → Read operand

Interrupt cycle: (Microoperations)

$RT_0: AR \leftarrow 0, TR \leftarrow PC$

$RT_1: M[AR] \leftarrow TR, PC \leftarrow 0$

$RT_2: PC \leftarrow PC + 1, IEN \leftarrow 0, R \leftarrow 0, SC \leftarrow 0.$

At T_0 :

→ AR is cleared at 0 and content at PC is transferred to TR.

↗

At T_1 :

→ Return Address is stored in memory at location 0 and PC is cleared to 0.

At T_2 :

→ Increment PC clears IEN and R and control goes back to T0 by clearing SC to '0'.

Interrupt cycle: (Microoperations)

RT₀: AR \leftarrow 0, TR \leftarrow PC

RT₁: M[AR] \leftarrow TR, PC \leftarrow 0

RT₂: PC \leftarrow PC + 1, IEN \leftarrow 0, R \leftarrow 0, SC \leftarrow 0.

At T₀:

→ AR is cleared at 0 and content at PC is transferred to TR.

⇒

At T₁:


→ Return Address is stored in memory at location 0 and PC is cleared to 0.

At T₂:

→ Increment PC clears IEN and R and control goes back to T₀ by clearing SC to '0'.

Computer Central Processing Unit (CPU):

- Part of computer that perform bulk of data processing operations - CPU.
- Register Set - Store immediate data.
- ALU - Performs required microoperations.
- Control - Supervises the transfer of information.

→ Control word:

- SELD=000, no destination register, but content is available in external output.

ALU Control:

OPR Select	Operation	Symbol	Sub Micro-operation:			
			R ₁ ← R ₂ - R ₃	SEL A	SEL B	SEL D
00000	Transfer A	TSFA	field: R ₂	R ₃	R ₁	SUB
00001	Increment A	INCA	CW: 010	011	001	00101
00010	Add A+B	ADD				
00101	Subs A-B	SUB				
00110	Decrement A	DECA				
01000	And A&B	AND				
01010	OR A&B	OR				
01100	XOR A&B	XOR				
01110	Complement A	COMA				
10000	Shift Right A	SHRA				
11000	Shift left A	SHLA				

Symbolic Designation:

Microoperation	SEL A	SEL B	SEL D	OPR	Control word
$R_1 \leftarrow R_2 - R_3$	010	011	001	00101	
$R_4 \leftarrow R_1, VR_5$	R_4	R_5	R_4	OR	100 101100 01010
$R_6 \leftarrow R_6 + 1$	R_6	-	R_6	INCA	110 000110 00006
$R_7 \leftarrow R_1$	R_1	-	R_7	TSFA	001000111 00006
$O/P \leftarrow R_2$	R_2	-	None	TSFA	010 000000 00000
$O/P \leftarrow I/P$	-	-	-	TSFA	000 000000 00000
$R_4 \leftarrow SHL R_4$	R_4	-	R_4	SHLA	100 000100 11000
$R_5 \leftarrow 0$	R_5	R_5	R_5	XOR	101 101101 01100

⇒ To clear the Register, we Perform xor operation with the operand itself.

STACK ORGANIZATIONS:

- ⇒ Stack - LIFO (last-in-first-out).
- ⇒ It's a memory unit with address register.
- ⇒ Stack Pointer (SP) : Register that holds the address for stack.

* PUSH : Insert * POP : Delete.
 ⇒ Flags : $[\text{FULL}]$ $[\text{EMPTY}]$

- when stack is full ; FULL = 1
- when stack is Empty ; EMPTY = 1.

PUSH :

$SP \leftarrow SP + 1$ increment SP

$M[SP] \leftarrow DR$ write item on
top of stack

⇒ ($SP = 0$) Then ($\text{full} \leftarrow 1$) check if stack is full
 $\text{EMPTY} \leftarrow 0$ Mark Stack not empty

POP:

$DR \leftarrow M[SP]$ Read item from top of stack

$SP \leftarrow SP - 1$ Decrement SP

If (stack = 0) then (Empty $\leftarrow 1$) Check if stack is Empty

Full $\leftarrow 0$ Mark the stack not full.

Memory stack organization:

- Computer memory partitioned into three segments
- * Program (PC) - Fetch to read instructions
- * Data (AR) - Execution to read operand
- * Stack Segments (SP) - Push and pop items
- For checking stack overflow - Software is needed
- Upper limit - to be checked after push operation
- Lower limit - to be checked after pop operation.

~~Tutorial~~
24-02-17

$$\textcircled{i} \quad IR \leftarrow M[PC] \Rightarrow AR \leftarrow PC \\ IR \leftarrow M[AR]$$

$$\textcircled{ii} \quad AC \leftarrow AC + TR \quad \textcircled{iii} \quad DR \leftarrow DR + AC \\ DR \leftarrow TR \quad \Rightarrow AC \leftarrow DR + AC \\ AC \leftarrow AR + DR \quad DR \leftarrow AC$$

(i) 0001 0000 0010 0100

$(1 \ 0 \ 2 \ 4)_{16} \Rightarrow ADD(024) / ADD\ M[024]$

(ii) 1011 0001 0010 0100

$(B \ 1 \ 2 \ 4)_{16} \Rightarrow STA\ I(124) / STA\ M[M[124]]$

(iii) 0111 0000 0010 0000

$(7 \ 0 \ 2 \ 0)_{16} \Rightarrow INC$

Q. The content of AC in the basic Computer is Hexadecimal A937 at the initial value of E is 1. Determine the contents of AC.....

Q. Sol: AC = A937

E = 1 ; PC = 021

	AC	E	PC	AR	IR	
CLA	0000	1	021	800	7800	56C8
CLE	A937	0	022	400	7400	<u>CIR:</u>
CMA	56C8	1	022	200	7200	1010 1001 0011 0111
CME	A937	0	022	100	7100	1101 0100 1001 1011
CIR	D49B	1	022	080	7080	D 4 9 B
CIL	526F	1	022	040	7040	0101 0010 0110 1111
INC	A938	1	022	020	7020	5 2 6 F
SPA	A937	1	022	010	7010	
SPN	A937	1	023	008	7008	
SZA	A937	1	023	004	7004	
SZE	A937	1	022	002	7002	
HLT	-	-	-	-	-	

Reverse Polish Notation:

→ Infix Notation - each operator written between operands.

Eq:

$A + B$ - Infix

$+ AB$ - Prefix / Polish Notation

$AB +$ - Postfix / Reverse Polish Notation [RPN]

useful for stack manipulation.

Instruction Format:

→ Instruction fields

op-code field - operation to be performed

Mode field - how address field is to be interpreted.

* Single Register accumulator:

(effective address).

→ Operation performed with an implied accumulator register and address field.

General register Organisation:

→ Generally requires three register Address field.

Eq: ADD R₁, R₂, R₃

R₁ ← R₂ + R₃

→ Very fast and have long registers and long addresses

ADD R₁, R₂

R₁ ← R₁ + R₂.

* Processor Organization: Pop and push instruction with address field.

* Register address is smaller than the memory address.

Single Accumulator Alg.:

Eq = Add X.

$$AC \leftarrow AC + M[X] \quad (or) \quad AC \leftarrow AC + R[X].$$

Three Address Instructions:

→ Each address field for Processor Register or Memory operand.

$$X = (A+B)*(C+D).$$

i) ADD R₁, A, B R₁ ← M[A] + M[B]

ii) ADD R₂, C, D R₂ ← M[C] + M[D]

iii) Multiply X, R₁, R₂ M[X] ← R₁ * R₂

(or)

Load R₁ Move R₁, A R₁ ← M[A]

Add R₁, B R₁ ← R₁ + M[B]

Mov R₂, C R₂ ← M[C]

Add R₂, D R₂ ← R₂ + M[D]

MUL R₁, R₂ R₁ ← R₁ * R₂

Mov X, R₁ M[X] ← R₁

One address Instructions:

→ used as implied accumulator (AC)

Eq: X = (A+B)*(C+D)

Load A AC ← M[A]

Add B AC ← AC + M[B]

Store T M[T] ← AC

Load C AC ← M[C]

Add D AC ← AC + M[D]

MUL T AC ← AC * M[T]

Store X M[X] ← AC

Zero Address Instructions: Push, Pop and RPN

Eg: $x = (A+B) * (C+D)$.

Push A TOS $\leftarrow A$

Push B TOS $\leftarrow B$

ADD TOS $\leftarrow (A+B)$

Push C TOS $\leftarrow C$

Push D TOS $\leftarrow D$

ADD TOS $\leftarrow (C+D)$

MUL TOS $\leftarrow (C+D) * (A+B)$

Pop X $M[X] \leftarrow TOS \Rightarrow 'X' \text{ is not an address, it's an operand}$

* Super Computers are made using the stack organization.

03-22

* Addressing Modes:

→ Modifying the address field of the instruction.

* Implied Mode:

→ Address of the operands are specified implicitly in the definition of the instruction.

→ No need to specify address in the instruction.

→ EA=AC or EA=Stack [SP]

→ Eg of basic computer - CLA, CME, INR.

→ Address is given within the instruction.

* Immediate Mode:

→ Instead of specifying the address of operand operand itself is specified.

→ Sometimes require more bits than the address.

→ fast to acquire an operand

* $R \rightarrow$ Index register

* Register Mode:

- Address specified in the operand instruction is the register address.
- Shorter address than your memory address

* Register Indirect mode:

- Instruction specifies a register which contains the memory address of the operand.
- $EA = [IR(R)]$ $[X]$: Content of X .

* Autoincrement & Autodecrement Mode:

- Increment and decrement happens in register value.

* Autoincrement $\Rightarrow R_1 \leftarrow 13$ execute

$$R_1 \leftarrow R_1 + 1$$

* Decrement $\Rightarrow R_1 \leftarrow R_1 - 1$ then execution.

* Direct Address:

- Instruction specifies memory address which can be used directly to access the memory.

* Indirect Address:

* * Relative Addressing Mode:

- The address fields of an instruction specifies the part of the address, which can be used along with a designated register to calculate the address of the operand.

→ Address field of the instruction is short.

→ Large Physical memory can be accessed with a small no. of address bits.

Q. An instruction at address 021 in the basic computer has $I=0$, an operation code of the AND instruction and an address part equal to 083 (H). The memory word at address 083 containing and operand B8F2 and content of AC is A937.

Sol: $I=0$; $AC=A937$; $I=0$ (direct); $AND - (083)_{16}$.

	PC	AR	DR	AC	IR	
initial	021			A937		1010 1001 0011 0111
AND	022	083	B8F2	A832	0083 and	1011 1000 1111 0010
ADD	022	083	B8F2	6229	1083	1010 1000 0011 0010 A 8 3 2

Data Transfer Instructions :

@ - Indirect

\$ - Relative

- Immediate operand

(I) - Index addressing

(R) - Register indirect.

Data Manipulation :

→ Performs arithmetic, logic and shift operations

NOTE:

→ we can compare using XOR gate as well

RISC

→ less instruction

→ fixed length instruction

→ less addressing mode

→ Easy to decode

→ Software | Hardware
instruction

→ Single cycle

CISC

→ more instructions

→ variable length instruction

→ more addressing mode


→ Difficult to decode.

→ Microprocessor are
required.

→ Multiple cycles.

Tutorial *

CPU based on register set organization has 16 registers and 32 bit in each.



SEL A	SEL B	SEL D	OPR
-------	-------	-------	-----

4 4 4 6-bit \Rightarrow 18-bit Control word.

- Q. An instruction is stored at location 300 with its address field at location 301. The address field has the value 400. A Processor register R_1 contains the number 200.

Memory

Sq:	300	Inst (opcode)
	301	Address = 400
	302	Next Ins

1. Direct = 400
2. Immediate = 301
3. Relative = $302 + 400 = 702$
4. Register $R_1 = 200$
Indirect

5. Index with R_1 as the index


$$\text{register} = 200 + 400 = 600$$

Q. Convert the following numerical arithmetic expression into R.

Q: $(3+4)[10*(2+6)+8]$

$$\rightarrow 34 + 26 + 10 * 8 + 8 = 616.$$

Q. The memory unit of a Computer has 256 K words of 32 each. The Computer has an instruction format with four fields.



INPUT AND OUTPUT ORGANISATION

- Peripheral Devices - I/P & O/P devices to computer.
- USB - Universal Serial Bus.
- Devices that are under Direct control of a Computer are said - Connected on-line.
- * Three types of Peripheral
 - Input peripheral → output Peripheral
 - Input - output Peripheral.
- CRT - cathode Ray tube.

Input - output Organisation :

- It's an ASCII key.
- ASCII (American Standard code for Information Interchange)
- 7 bit code ($2^7 = 128$ characters can be included)
- ~~all~~ are printable & 34 non-Printable
 - ↳ Alphabet, numbers
 - ↳ Space, tab, backspace, delete.
 - ↳ Control characters.
 - ↳ Information separator etc..
- 7 bit \Rightarrow 00 - 7F (0-127)
- Video monitors are the most commonly used Peripherals.
- They consist of a keyboard as the input device, and a display unit as the output device.

ASCII CODE:

For CSE,

Binary - 0100 0011 0101 0011 0100 0101

Hexa - 4 3 5 3 4 5

Decimal - 67 83 69

Control characters: 34 non-printable characters.

* Format Effectors - Control layout of printing


* Information Separator - Separate data into divisions

* Communication Control characters.

↳ These are useful during the transmission of text b/w remote terminals.

Eg: start of text ; End of text

Input - Output Bus and Interface:



Interface:

→ Synchronizes the dataflow and supervises.

→ Interface obes - transfer rate b/w peripheral & CPU or memory (data formats)

- provides signals for the Peripheral controller
- decodes the device address (device code)
- decodes the Commands (operation).

* Conversion of Signals required

- Peripheral - Electromechanical & magnetic device
- CPU or memory - Electronic device

* Data transfer Rate

- Peripheral - usually slower * operational differ
- CPU/memory - faster

* Data formats

- Peripheral - Bits, Bytes, Block
- CPU/memory - word

I/O Bus And Interface:

- * Control Command - activate Peripheral device & inform what to do
- * Status Command - Test various Status Condition in the interface & peripherals.
- * Data O/p Command - Causes the interface to respond by transferring data from bus to one of its registers.
- * Data I/p Command - Receives an item from data from Peripheral & places in its buffer register.


Function Of Buses:

- * Memory Bus is for information transfers b/w CPU and the memory.
- * I/O Bus is for information transfers between CPU and I/O devices through their I/O interface.

IOP- Isolated I/O :

Input
output
Processor

Address Bus
Data Bus



advantage:

→ full memory space is available as I/O is isolated

Disadvantage:

→ special Instruction * Difficult for Programming.

* Address for I/O here is called Port (port mapped also known as (I/O mapped I/O)).

* Different read write Instruction for both I/O and memory. → for I/O → IN|out
memory → load | mov | Push or pop.

Function Of Buses:


- * Memory Bus is for information transfers b/w CPU and the memory
- * I/O Bus is for information transfers between CPU and I/O devices through their I/O interface

IOP-

Isolated I/O :

Input
output

Processor



advantage:


→ full memory space is available as I/O is isolated

disadvantage:


→ special instruction * Difficult for Programming.

* Address for I/O here is called Port (Port mapped also known as (I/O ^{input} mapped ^{input output} I/O)).

* Different read write Instruction for both I/O and memory. → for I/O → IN|out
memory → load | mov | Push or pop.



Memory Mapped I/O :



- * Common bus (data & address) and control lines are common for I/O and memory
- * advantage - control lines are same & reduced.
- disadvantage - memory is reduced
- * Single set of instructions of read/write.

I/O versus Memory Bus :

3 ways that computer buses can be used to communicate with memory and I/O:

1. Use two separate buses, one for memory & I/O.
2. Common bus for both memory & I/O but have separate control lines for each.
3. Use one common bus for memory and I/O with common Control lines

* Differences between memory mapped I/O and isolated I/O.

Isolated I/O (I/O output mapped)

- memory and I/O have separate address space.
- All address can be used by the memory
- Separate instruction control read & write operation in I/O and memory
- In this I/O address are called Port.
- More efficient due to separate buses.
- larger in size due to more buses.
- Complex due to separate logic is used to control both

memory mapped I/O

- Both have same address space.
- Due to addition of I/O addressable memory becomes less for memory.
- Same Instruction can control both I/O and memory
- Normal memory address for both.
- Lesser efficient
- Smaller in size.
- Simpler logic is used as I/O is also treated as memory only.

* Differences between memory mapped I/O and isolated I/O.


Isolated I/O (I/p output ^{mapped})

- memory and I/O have separate address space.
- All address can be used by the memory.
- Separate instruction control read & write operation in I/O and memory.
- In this I/O address are called Port.
- More efficient due to separate buses.
- Larger in size due to more buses.

memory mapped I/O

- Both have same address space.
- Due to addition of I/O addressable memory becomes bus for memory.
- Same Instruction can control both I/O and memory.
- Normal memory address for both.
- Less efficient
- Smaller in size.
- Simpler logic is used as I/O is also treated as memory only.

Example of I/O Interface:



* Asynchronous Data Transfer:


→ Synchronous Data transfer: Pulses are applied to all the registers within a unit and all data transfer among internal registers occurs simultaneously during the occurrence of a clock pulse.

* If the devices have different clock pulse, then that's called a Asynchronous data transfer.

- * Two units such as CPU and I/O are designed independently to each other.
- * It requires an another clock pulse.
- * One-way of achieving this is by means of STROBE
- * Other way is Hand Shaking



STROBE :

→ After Strobe initiates the sender, the data transfer between sender & receiver.



@ block diagram.


fig: Source initiated Strobe.





(b) Timing signal.

disadvantages: NO acknowledgement.


~~1.1~~ Source initiated using Handshaking :



@ block diagram




Destination Source : HS :-



Advantage = HS


- Valid data confirmation.
- Timeout - Error in one unit is faulty, & no data transfer takes place.
- used b/w I/O Interface & I/O device.



Asynchronous Serial Transfer:

Serial: [S] 110001101 → [D] If data is 8 bits.
8 bits → 8 sec (takes more time)

Parallel: [S] 8 bits → [D] 1 sec. For a data of 8 bits, 8 lines should be there b/w S & D. (takes less time)



→ Character Code ⇒ Information

→ Start bit = 0 always.

→ Stop bit = 1 always


Baud Rate: Data transfer rate in bits per second
↳ group of bits.

→ 10 Character Per second with 11 bit format = 110 bit per s.

→ UART - Universal Asynchronous Receiver - Transmitter

Advantage = HS


- Valid data confirmation.
- Timeout - Error in one unit is faulty, & no data transfer takes place.
- used b/w I/O Interface & I/O device.



Asynchronous Serial Transfer:

Serial: S 110001101 → D If data is 8 bits.
8 bits → 8 sec (takes more time)

Parallel: S [] D For a data of 8 bits, 8 lines
8 bits 1 sec. Should be there b/w S & D.
(Takes less time)



→ Character Code ⇒ Information

→ Start bit = 0 always.

→ Stop bit = 1 always

Baud Rate : Data transfer rate in bits per second
↳ group of bits.

→ 10 Character Per second with 11 bit format = 110 bit per sec
(1 character - 11 bit)

→ UART - Universal Asynchronous Receiver - Transmitter

ACI - Asynchronous Communication Interface

Transmitter register -

- accept a data byte (from CPU) through the data bus
- transferred to a Shift register for serial trans.

Receiver Register -

- Receives serial info into another Shift register
- Complete data byte is sent to the receiver register.

Status register bits :

- used for I/O flags and for recording errors (Parity error, framing error).

Control register bits : read and write

- Define baud rate, no. of bits in each character, whether to check Parity & no. of Stop bits.





Fig: Block diagram of a typical asynchronous communication interface.


CS	RS	Op	register selected
0	x	x	none
1	0	WR	Transmitter reg
1	1	WR	Control reg
1	0	RD	receiver reg
1	1	RD	Status reg

Modes of Transfer:

- Data transfer to or from Peripheral can be handled in one of 3 possible modes:
 - Programmed I/O
 - Interrupt-initiated I/O
 - Direct Memory access (DMA)
- Communication b/w I/O and memory is done through CPU.
- The received Binary info from an external device is stored in Memory.



Programmed I/O :



- If flag = 1 - CPU reads the data from the data register.
- to and from a CPU register to Peripheral - transfer of data.
- disadv - It is a time consuming Process since it keeps the Processor busy needlessly.
- It can be avoided by using interrupt.

Interrupts :


- It is a request from H/w device or S/w Program for immediate Service by Processor.

Adv: Efficiency of CPU is improved.

disad: overhead required to service the interrupt

→ Save status to Processor & restore it.

PSW - Program Status word:



Types of Interrupt:

- * External * Internal (Hardware interrupt)
- * Software Interrupt

Vectored and non-vectored Interrupt:

* Non-vectored:

- Branch address is assigned to a fixed location in memory.
- Device doesn't provide the address of ISR.

* Vectored:

- Source that interrupts, supplies the branch information to the Computer - interrupt vector.
- Used when CPU has multiple peripheral connected to the System bus.

Interrupt initiated I/O:

- CPU proceeds to execute another programs and interface keeps monitoring the flag.
- When CPU is ready to transfer - generate interrupt.

* Two Priority Interrupt:

- System that establish Priority, to determine which condition to be serviced first when multiple interrupt requests arrive simultaneously.

two method for PI:


→ Software - Polling

→ Hardware - Serial or Parallel Connection.

* Interrupt Initiated I/O:

Serial Priority Interrupt Connection:


(Daisy-Chaining Priority).



Direct Memory Access (DMA):

- allows I/O devices to transfer data exactly to / from memory without CPU intervention.
- DMA controller - interface which takes over the buses to manage the transfer directly b/w memory & I/O device, freeing CPU for other tasks.
- Address register: Contains an address to specify desired location in mem.
- Word Count: Holds no. of words to be transferred.
- Control register: will have the operations to be performed.

DMA Transfer:



BR - Bus request

→ RD/WR

BG - Bus grant

→ Bit of data.

If $BG \rightarrow 0$ then CPU can communicate with DMA register.

If $BG \rightarrow 1$ CPU left buses & DMA can communicate directly with the memory.


DMA transfer can be made in several ways.

* **Burst transfer** - memory word is transferred in continuous burst.


* **Cycle Stealing** - allows DMA controller to transfer one data word at a time.

I/O Processor (IOP):

- designed to handle I/O Processing.
- unlike DMA controller, IOP can fetch and execute its own instruction.



Parallel Priority Interrupt:



PI	RF	Po	Enable	→ Interrupt request to CPU
0	0	0	0	
0	1	0	0	
1	0	1	0	
1	1	0	1	


UNIT-05 (MEMORY UNIT)

Date 05/04/23

Page No. 1000000000

- Memory unit essential component since used for storing data & programs.
- The memory unit that communicates directly with CPU — Main memory. (RAM) → volatile (temp)
- Auxiliary memory — Device that provides non-volatile (permanent) { backup storage (magnetic disks & tapes, tapes, space).

Memory hierarchy:




Cache Memory: special very-high-speed memory to increase the processing speed by making current program & data available to CPU at rapid rate - Cache RAM.

- Access time ratio b/w Cache and M/M is about 1 to 7.
- Access time : Cache = 100ns,
M/M : 700ns
- Block size : Cache = 1-16 words
Auxiliary = 256 - 2048 words.

Main memory:


memory	
RAM (volatile)	ROM
Static RAM	Dynamic RAM
- made of flipflops MOSFET continuous Power supply required	- made of capacitors. MOS continuous supply of Power not req. low power consumption.
- high Power consumption	- leakage of currents
- no leakage of currents	- used for implementing main memory
- used for implementing Cache memory	- less expensive.

ROM




★ Bootstrap Loader:

- 2m
- A Program whose function is to start the Computer Software operating when Power is turned on.
 - The bootstrap loads the portion of OS from disk to main memory.
 - we use Bootstrap Loader
 - and control is transferred to OS which prepares Computer for general use.
 - The ROM portion of main memory is needed for storing an initial program is called bootstrap loader.



Main Memory:

Typical RAM chip:




CSI	CS2	RD	WR	memory func	state of data bus
0	0	X	X	inhibit	high-impedance
0	1	X	X	inhibit	high-impedance
1	0	0	0	inhibit	high-impedance
1	0	0	1	write	input data to RAM
1	0	1	X	Read	O/P data from RAM
1	1	X	X	inhibit	high-impedance

→ 128×8 ⇒ there will be 7 address lines and there will be 8-bit data.
 words of data

Typical ROM chip:

* high impedance
 ≈ (open circuit).




→ If CS1 = 1 and CS2 = 0 then by default it will be a read operation.

→ 4 times bigger than the RAM


→ For $512 \times 8 \rightarrow 9$ -bit addresses and 8-bit data.

Eg : design for 1024×8 using RAM & ROM
 → we require 4 RAM's of 128×8 and 1 ROM of 512×8



Topic:

Q. Design a Parallel Priority interrupt hardware for a system with 8 interrupt sources.




Cache Memory:

- * Locality of Reference: References to memory at any given time interval tend to be continued within a localized area.
- * Temporal Locality: The info which will be used in near future is likely to be in use already.
→ likely to reuse. e.g.: Reuse of info in loops.
- * Spatial Locality: If a word is accessed near words are likely to be accessed soon.

Cache Memory:

- Such a fast memory is called Cache memory.
 - placed b/w main memory and CPU
- L_1 = On Processor
 L_2 = On Motherboard
 L_3 = on RAM.



Eg: Example
of Cache memory

- If the word is in Cache : Access Cache to Provide it to CPU - HIT
- If the word is not in Cache : it is in main memory - MISS

$$\text{Hit ratio} = \frac{\text{No. of hits}}{\text{Hits + miss}}$$

$$\text{Miss ratio} = \frac{\text{No. of misses}}{\text{Hits + miss}}$$

↓
Cache Access

$$M = (1-H)$$

T_c : Access time $\rightarrow T_m$: Main memory access time.
 \rightarrow Effective time (T_e)

$$T_e = h * T_c + (1-h)(T_m + T_c)$$

Cache Mapping :

- The transformation of data from main memory to Cache memory - Cache Mapping.
- Three types of mapping Procedures
 - * Associative mapping
 - * Direct Mapping
 - * Set-associative mapping.
- Data address have two types : index and tag.

Direct Mapping :

- RAM as Cache - 15 bit address is divided in two fields (tag, index).
- disad: Hit ratio is dropped significantly if two or more words whose address have same index but different tags, are accessed repeatedly.

- The performance of Cache memory is frequently measured in terms of a quantity called hit ratio.

- The Cache memory access time is less than the access time of main memory.

Virtual Memory:

- Difference b/w main memory and auxiliary memory is Virtual Memory
- An address used by Programmer - Virtual address
- An address in the main memory - Physical address. (Address space) (logical add.)
- The transfer of data from auxiliary to main memory - Swapping.
- Moving out the unnecessary data - Swap-out.
- Address in main memory - Memory space or locations. (Physical add.).

Address Mapping:

- Memory mapping table for virtual → Physical address address.




fig: Memory table for mapping a virtual address.

Booth's Multiplication Algorithm (Signed i's complement)

BR Register Sequence Counter (SC)

Complement of S
Parallel adder

AC register

QR Register

Q_n Q_{n+1}

multiplexer

Initially

Fig: Hardware for Booth Algorithm.

$Q_n \quad Q_{n+1}$
 $0 \quad 0$ after AC; OR
 $1 \quad 1$ $SC \leftarrow SC + 1$

$0 \quad 1$ \rightarrow Add $AC \leftarrow AC + BR$
 $1 \quad 0$ $AC \leftarrow AC + \overline{BR} + 1$

Multiply


multiplicand in BR
multiplier in QR

Fig: Flow chart

for Booth

Multiplication
Algo.

$AC \leftarrow 0; Q_{n+1} \leftarrow 0; SC \leftarrow n$



Eg. 23
19

$$\rightarrow 23 \rightarrow 10111 (\text{BR}) \Rightarrow \overline{\text{BR}+1} = 01001$$

$$19 \rightarrow 10011 (\text{QR})$$

$$\begin{array}{cccc}
 AC & QR & Q_{n+1} & Sc \\
 \hline
 \text{subtract} & 00000 & 10011 & 0 \\
 & 01001 & & \\
 \hline
 & 01001 & 10011 & 0 \\
 & & & 5 (101)
 \end{array}$$

$$\begin{array}{cccc}
 Q_{n+1} & AC & QR & Sc \\
 \hline
 \text{After, } Sc \leftarrow & 00100 & 11001 & 1 \\
 \text{SC-1} & & & 4 (100)
 \end{array}$$

$$\begin{array}{cccc}
 Q_{n+1} = 1 & 00010 & 01100 & 1 \\
 \text{After, } Sc \leftarrow & 10111 & & 3 (011)
 \end{array}$$

$$\begin{array}{cccc}
 Q_{n+1} = 0, & 11001 & 01100 & 1 \\
 \text{dd BR.} & & & 3 (011)
 \end{array}$$

$$\begin{array}{cccc}
 \text{After, } Sc \leftarrow & 11100 & 10110 & 0 \\
 \text{SC-1} & & & 2 (010)
 \end{array}$$

$$\begin{array}{cccc}
 n+1, Q=0 & 11110 & 01011 & 0 \\
 \text{After, } & 01001 & & 1 (001)
 \end{array}$$

$$Q_{n+1} = 1,$$

$$\begin{array}{cccc}
 \text{AC} \leftarrow & 000111 & 01011 & 0 \\
 \text{AC} + \text{BR} + 1 & & & 1 (001)
 \end{array}$$

- dropped

$$\begin{array}{cccc}
 \text{After, } & 00011 & 10101 & 1 \\
 \text{Sc} \leftarrow \text{SC-1} & & & 0 (000)
 \end{array}$$

$00 \} \rightarrow \text{After, } Sc \leftarrow SC-1$

$01 \rightarrow \text{Add (AC} \leftarrow \text{AC} + \text{BR}$

$10 \rightarrow \text{Add (AC} \leftarrow \text{AC} + \overline{\text{BR}} + 1)$

$BR = 10111 \rightarrow 2's \text{ Complement}$
 $10110 \rightarrow 1's \text{ Complement}$
 $11001 \rightarrow -9 \rightarrow \text{multiplicand}$

Eg: $BR = 010111$

$$\overline{BR+1} = 101001$$

Q_n	Q_{n+1}	AC	Q_R	$Q_{n+1}^{(t)}$	SC
		000000	010011	0	G
1	0	101001			
ashr, SC \leftarrow SC-1		101001	010011	0	6
		110100	101001	1	5
1-	1	111010	010100	1	4
		010111			
		010001	010100	1	4
ashr, SC \leftarrow	001000	101010	0	3	
ashr, SC	000100	010101	0	2	
1	0	101001			
		101101	010101	0	2
ashr, SC \leftarrow	110110	101010	1	1	
add BR	010111				
		001101	101010	1	1
ashr, SC \leftarrow	000110	110101	0	0	