

#### Unit1 Lecture 1 MUX Demux Encoder Decoder

Computer Organisation and Design (Lovely Professional University)

### THE HALF ADDER :-


- Half Adder truth table is

A	В	3	Cout
0	0	0	0
0	1	1	0
1	0	1	0
t	1	0	1

$$\mathcal{Z} = \overline{A}B + A\overline{B}$$
$$= A \oplus B$$
$$C_{out} = AB.$$

0

—) Half Adder logic diagram is



#### THE FULL ADDER :-

- Full Adder truth table is

	TA	В	Cin	8	Cout	
	0	0	0	0	0	
	0	0	1	1	0	
	0	1	0	1	0	
	0	1	1	0	1	-
	1	0	0	1	0	
	1	0	1	0	1	
THE PERSON	1	1	0	0	1	
		1	1	1	1_	

$$\Xi = \overline{A} \, \overline{B} \, C \, in + \overline{A} \, \overline{B} \, \overline{C} \, in + \overline{A} \, \overline{B} \, \overline{C} \, in \\
+ ABC \, in$$

$$= C \, in (\overline{A} \, \overline{B} + \overline{A} \, \overline{B}) + \overline{C} \, in (\overline{A} \, \overline{B} + \overline{A} \, \overline{B})$$


$$= C \, in (\overline{A} \, \overline{\Theta} \, \overline{B}) + \overline{C} \, in (\overline{A} \, \overline{\Theta} \, \overline{B})$$

$$= A \, \overline{\Theta} \, \overline{B} \, \overline{\Theta} \, C \, in$$

 $\therefore \quad \mathcal{Z} = A \oplus B \oplus C \text{ in}$   $C_{\text{out}} = AB + (A \oplus B)C \text{ in}$ 

This document is available free of charge on






### THE HALF SUBTRACTOR :-

-) Half subtractor truth table is

ĺ	A	B	d	b
j	0	0	0	0
	0	1	1	1
	1	0	1	0
	1	1	0	0

$$d = \overline{A}B + A\overline{B} = A \oplus B$$
  
 $b = \overline{A}B$ .

-) Half subtractor logic diagram is



# -) THE FULL SUBTRACTOR :-

-> Full subtractor truth table is

1	A	В	bin	d	Ь
	0	0	0	0	0
	0	0	1	1	1
	0	1	0	1	1
1	0	1	1	0	1
	1	0	0	1	0
	1	0	1	0	0
	1	1	0	0	0
	1	1	1	1	1

$$d = \overline{ABb_{in}} + \overline{ABb_{in}} + \overline{ABb_{in}} + \overline{ABb_{in}}$$

$$= (\overline{AB} + \overline{AB}) b_{in} + (\overline{AB} + \overline{AB}) b_{in}$$


$$= (\overline{ABB}) b_{in} + (\overline{ABB}) b_{in}$$

$$= A \oplus B \oplus b_{in}$$

b= 
$$\overline{AB}$$
 bin +  $\overline{AB}$  (bin + bin )

=  $(\overline{AB} + \overline{AB})$  bin +  $\overline{AB}$ .

- Full subtractor logic diagram is




#### PARITY BIT GENERATOR :-

i) Design of an even parity bit generator. For a 4-bit input:-

1		bit de	da i	input D	output parity bit (F)
-	A	_		0	0
1	0	0	0	0	
1	0	0	0	1	
1	0	0	1	0	1
	0	0	1	1	0
	0	81	0	0	1
	0	1	0	1	0
	0	1	,	0	0
	0	1	1	1	1
	1	0	0	0	1
	,	0	0	1	0
1	1	0	1	0	0
1	1	0	1	1	1
1	1	1	0	0	0
1	1	1	0	1	1
1	,	,	1	0	1
1	1	1	1	1	0

y	D	10	11_	10
AB 00	•	1'	3	1 3
01	1	5	17	E
11	12	15	15	1 14
to	8	9	1	(0

Chess board configuration.



Logic circuit diagram. I for posity generated ]


# Design of an odd parity bit generator for a 4-bit input

-					
	A	В	C	D	F
	0	0	0	0	1
	0	0	0	1	0
	0	0	1	0	0
	0	0	1	1	1
	0	1	0	0	0
1	0	t	0	1	1
	0	1		0	1
	0	1	1	1	0
-	1	0	0	0	0
1	- 1	0	0	1	1
1	1	0	1	0	1
1	1	0	1	1	0
1	1	1	0	0	1
1	1	1	0	1	0
-	1	1	t	0	0
	1	1	1	1	1

F = Em (0,3,5,6,9,	10,	12,	15)
--------------------	-----	-----	-----

AB	Poo	0	1 . 11	10
00	1	9	1/1	3 2
01	-	115		16
11	1 12	13	115	14
10 [	8	19	V	109


F = A (P) B (P) C (P) D



Logic circuit diagram for odd bit Parity generator.


=) Even passify bit checker & odd pavily bit checker.

-> At the sieceiving end, if the word sieceived has an even number of 1s in odd parity system (or) an odd number of 1's in even parity system, it implies that an error occured.



Even parily bit checker

If we get Error (0) then no error occurred P(0). Error(1) then error occured.



odd parity bit checker

If we get error (1) then no error occured. P(0) ... Error (o) then error occured. 1-bit Magnitude comparator: - (A, B are input bits, E, G, L are of p bits) 5

-) IF A = B => E = AOB


If A = B => E = @ |

 $\rightarrow$  IF A>B : G = AB (or) A>B => G = 1

A < B =) L = 1.

-) If A<B : L = AB.

- Logic circuit diagram for 1-bit magnitude comparator is given by



-) Truth table for 1-bit magnitude comparator is given by.

Α	В	L	E	GI
0	0	0	1	0
0	1	1	0	0
1	0	0	0	1
1	1	0	1	0

#### => ENCODER :-

- -> An Encoder is a device which converts familiar numbers or symbols into coded format.
- -) It is a combinational ckt that performs the neverse operation of decoder
- -> It is used to minimize the data lines.
- -> out of n inputs, if everytime only single input is high, then there is no need to use n inputs, then we can supresent same information in output in m bits of m outputs. (m<n).
- -) Relation between on & mx is n 2 m (n= no. of input lines).



- =) octal to Binary Encoder :- (8-line to 3-line encoder).
  - -) Truth table is given as.

octal digits	Binary
	Az A, Ao
D <sub>0</sub> O	0 0 0
D <sub>1</sub> 1	0 0 1
D <sub>2</sub> 2	0 1 0
D <sub>3</sub> 3	0 1 1
D4 4	1 0 0
D <sub>5</sub> 5	101
D <sub>6</sub> 6	110
D <sub>7</sub> 7	1 1 1

$$A_{2} = 4 + 5 + 6 + 7$$

$$= D_{4} + D_{5} + D_{6} + D_{7}$$


$$A_{1} = 2 + 3 + 6 + 7$$

$$= D_{2} + D_{3} + D_{6} + D_{7}$$


$$A_{0} = 1 + 3 + 5 + 7$$

$$= D_{1} + D_{3} + D_{5} + D_{7}$$

-) Logic diagram for octal-binary encoder is given by.



(write this in exam)



### Decimal \_to- BCD ENCODER :-

(E)

-) Thuth table is given by

Decimal inputs	Binatty			
	A <sub>3</sub>	A <sub>2</sub>	Α,	Α,
D <sub>0</sub> 0	0	0	0	0
D <sub>1</sub> 1	0	0	0	1
Ω 2	0	0	1	0
D <sub>3</sub> 3	0	0	1	1
Dy 4	0	1	0	0
05 5	0	1	0	1
D <sub>6</sub> 6	0	1	9	0
Da 7	0	1.	1	1
De 8	1	0	0	0
D <sub>9</sub> 9	- 1	0	0	1

$$A_{0} = 1+3+5+7+9$$


$$= D_{1}+D_{3}+D_{5}+D_{7}+D_{9}$$

$$A_{1} = 2+3+6+7$$

$$= D_{2}+D_{3}+D_{6}+D_{7}$$

$$A_{2} = D_{4}+D_{5}+D_{6}+D_{7}$$


$$A_{3} = D_{8}+D_{9}$$



Logic diagram for Dec-BCD ENCODER.

## => Decoder :-

-) A decoder is a logic circuit that converts n-bit binoxy input code into M output lines such that only one output line is activated for each one of the possible combinations of input.




In Decoder, Enable is also present.

(Active low & Active high).

#### 2-line-to-4-line <u>Decoder</u> i-




Inpu	ds		00	Hpud	5
A	В	Do	Di	02	D3
0	0	1	0	0	0
0	1	0	1	0	0
*	0	0	0	1	0
1	1	10	0	0	1



-) south table with Active high enable


ε	A	В	D <sub>o</sub>	D,	D2	D <sub>3</sub>
0	X	×	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	t	0	0
1	1	0	0	0	t	0
1	1	2	0	0	0	1



8

-) Truth table with Active high enable with NAND gates.


E	A	В	Do	D,	$D_2$	$D_3$
1	×	x	1	1	1	1
		0		t	1	1
0			1	0	1	1
	1	0	1	1	0	1
		- 1	1	1	1	0
0	1	1	1			



=> 3-Line-to-8 Line decoder :-

Inputs	outputs
ABC	Do D, D2 D3 D4 D5 D6 D7
000	10000000
001	01000000
010	00100000
011	0 0 0 1 0 0 0 0
100	0 0 0 0 1 0 0 0
101	0 0 0 0 0 0 1 0 0
110	0 0 0 0 0 0 0 0 0
111	00000001

Truth-table (with No enable & Active high enable)




\* Implement the following Boolean function with Decoder.

9

$$Y(A,B,C) = \sum m(0,1,2,4,6,7)$$

sol: Truth table is

A	B	C	У
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1




\* Implement or Design a Full Adder using Decoder.

sol:- Truth table for Full Adder is


A	В	Cin	sum	Canny
0	0	0	0	0
0	0	1	1	0
0	1	0	- 1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
.1	1	0	0	1
1	1	1	1	1

SUM = 
$$Em(1,2,4,7)$$
  
Casoly =  $Em(3,5,6,7)$ 




## Multiplexer: - ( Data selector)

- (10)
- > It is a combinational circuit that selects binary information from one of many input lines and directs it to o/p line.
- -> It is simply a Data selector.
- $\rightarrow$  It has  $2^m = n$  inputs and one output and m selection lines.  $(2^m : 1)$
- Logic symbol for multiplexer is




- -> Multiplexer shortly known as MUX.
- => 2:1 MUX :-
  - -) Logic symbol for 2:1 Mux is




Truth table for 2:1 Mux is


E	5	У
0	X	0
1	0	Io
1	1	IL

- Logic function of 2:1 MUX is Y = E(\$Jo+SJ,)
- -> Logic circuit diagram is given by




-) If we neglect Enable,









#### 8:1 MUX:-


- Apply same above method, you will get 8:1 Mux also.

# => Design of Boolean function using Multiplexer (4:1 \$ 8:1 Mux)

\* Implement or Design Y(A,B,C) = &m(0,2,4,6,7) using 8:1 Mux.

sd:- Touth table of Y(A,B,C) is


В	C	Y
0	0	1
0	1	0
1	0	1
1	1	0
0	0	1
0	1	0
1	0	1
1	1	1
	0 0 1 1 0	0 0 0 1 1 0 0 0 0 1





+Vcc means
1
GIND Means
0.

\* Implement or Design Y(A, B, C) = Em(0,2,4,6,7) using 4:1 MUX.


Sd: Truth table is







If we take AB as selection lines.



\* Implement or Design Full Adder using 4:1 MUX


- muth table of Full Adder is

A B Cin	sum	Corry
000	0	0
001	1	0
010	1	0
011	0	1
100	1	0
101	0	1
110	0	1
111	1	1


SUM = EM( 1, 2, 4, 7	SUM =	5mc	1, 2	4,	7	)
----------------------	-------	-----	------	----	---	---


Carry = EM( 3,5,6,7)


N	Cin	oL.	11	10	
0	0.	0	03	0,	
1	(The	05	O	06	
	1	1	4	1	
	A	"	A	A	





IF B, Cin we selection lines then
















#### = DEMULTIPLEXER :- ( Data Distributor )

(13)


- -) 1 input and many outputs. (1:2m)
- -) Reverse operation of Multiplexer.
- -) Data Distributor



# i) 1:2 DEMUX ;-




E	50	y.	γ,
0	×	0	0
1	0	I	0
1	1	0	I





(m)


## ii) 1:4 DEMUX:-



ES	, S.	Yo	Y	Y <sub>2</sub>	Y3
0 x	( x	0	0	0	0
1 0	0 0	I	0	0	0
1 (	0 1	0	I	0	0
1	1 0	0	0	7	0
1	1 1	0	0	0	I
			-		







DEMUX TRUTH TABLE					
5,	50	Yo	У,	Y 2	Y3
0	0	I	0	0	0
0	1	0	I	O	0
t	0	. 0	0	I	. 0
1	1	0	0	0	1

1	0		0
0	7	0	0
0	0	1	0
0	0	0	ł
	0	0 0	0 0 1

The Demux, if Input (I) = 1 and  $S_1 = I_1$  and  $S_0 = I_0$  then DEMUX act as Decader.


### \* Design a Full Subtractor using 1:8 DEMUX


Truth table of Full Subtractor is given as

A B Bin	Difference	Borrow
0 0 0	0	0
001	1	1
010	1	1
011	0	1
100	1	0
101	0	0
11.0	0	0
111	1	1

Difference = 
$$\mathcal{E}m(1,2,4,7)$$
  
Borrow =  $\mathcal{E}m(1,2,3,7)$ 


6 1 1 1






#### gates. Design Half Adder using only NAND

<u>sd</u>:-





-> Design Half Adder using only NOR gates.

Sd:-




This document is available free of charge on





- \* Implement the following Boolean function Y(A,B,C) = AB+C using only
  - i) NAND gates ii) NOR gates



ii) Y(A,B,C)= (A+C)(B+C).

