TC-525

Roll No.

322454(22)

BE (4th Semester) Examination, Nov.-Dec., 2017

(New Scheme)

Computer Systems Architecture

Time Allowed: 3 hours Maximum Marks: 80 Minimum Pass Marks: 28

Attempt all questions. Part (a) of all questions *Note* : (i) is compulsory. Attempt any two parts from (b), (c) and (d).

> The figures in the right-hand margin indicate (ii) marks.

Differentiate between direct and indirect addressing mode of instruction.

What is the role of decoders in hardwired control unit? Explain its all components with a proper block diagram.

Explain instruction cycle of basic computer with the help of flow chart.

Explain 16-bit common bus architecture of basic computer.

www.csvtuonline.con

www.csvtuonline.com

www.csvtuonline.com

[2] Differentiate between signed magnitude 2. and 2's complement number representation scheme with example. Explain Booth multiplication algorithm for 2's complement numbers using flow chart and example. . Draw and explain flow chart for addition and subtraction of two fixed-point signed magnitude binary numbers. Discuss register configuration for various floating point operations. What are different steps involved in multiplication of floating point numbers? Explain with flow chart.

Define the principle of locality of references. Which parameter is used to evaluate the performance of cache memory?

(b) A digital computer has a memory unit of 64K×16 and a cache memory of 1K words. The cache uses direct mapping with a block size of four words.

How many bits are there in the tag, index, block and word fields of address format?

How many bits are there in each word of cache and how are they divided into functions? Include a valid bit.

(iii) How many blocks the cache can accommodate?

[2]

[7]

www.csvtuonline.com [7]

[7]

[2]

www.csvtuonline.com

[7]

(Continued)

TC-525

(Turn Over)

[2]

[7]

[7]

[7]

www.csvtuonline.com

www.csvtuonline.com

- www.csvtuonline.com
- The access time of cache memory is 100 ns and that of main memory 1000 ns. It is estimated that 80% of the memory request for read and remaining for write. The hit ratio for read access only is 0.9. A write through procedure is used. What is the average access time of system considering only memory read? (ii) What is the average access time of system for both read and write required? [7] (d) Explain the working of associative memory with block diagram and derive the expression for match logic. [7] (a) Differentiate between synchronous and asynchronous data transfer. [2] (b) What is direct memory access technique? Explain the rate of DMA controller with diagram. (c) What is address space? Explain isolated V_5 [7] memory mapped I/O. (d) Define priority interrupt. Explain daisy chain priority interrupt with block diagram. [7]

(b) A non-pipeline system takes 50ns to process a task. The same task can be processed in a six-segment pipeline with a clock cycle of 10ns. Determine the speedup ratio of the pipeline for 100 tasks. What is the maximum speedup that can be achieved?

[7] [7]

Explain vector processing with diagram.

Draw and explain flow chart and timing diagram for the four-segment instruction pipeline.

[7]

www.csvtuonline.com

www.csvtuonline.com

www.csvtuonline.com

www.csvtuonline.com

[2]

(Turn Over)

Define pipelining.