



Virtual Memory :- It provides a 'illusion' to the programmer that a process ~~whose~~ whose size is larger than the size of M/M can also be executed



Page table of P₁

0	OS	
1	Page '0' of P ₁	Swap IN
2	Page table of P ₂	←
3	Page '2' of P ₂	
4	Page '2' of P ₁	
5	Page table of P ₁	Swap out →
6	Page '0' of P ₂	
7		



M/M is finite

LA S
Logical address space

hard disk
there are multiple processes which we have divided into pages

Virtual memory :- CPU is executing P1
Process. Suppose it wants the OPs of
Process 1

CPU	P1	L1	0
		-	1
		L4	2
		-	3

if page fault occur
then trap will be
generated.

in page table

entry there
are valid/invalid

bits which
tells if it
is actually

present in
the main

memory

but P1 page
is not present
in the page
table of process
1

Page table
of P1

If the page that we want is actually
absent in the M/M then it is called
Page fault

if it is present then it

when trap is generated, then
control from user is passed to OS
it is called context switching

now first first

→ OS will check authentication

→ OS will check in L4S where the
page that CPU is searching for is present
and from there it will bring it to
an empty space of M/M & the address

i.e. the frame number we will update
that in the page table & then we
will give the control back to user

Effective Mem. access time

$$\text{EMAT} = P(\text{Page fault service time}) + (1-P)(\text{main memory access time})$$

'P' → Probability of Page fault occur

Main memory is very fast
Hard disk is very slow

$$\text{EMAT} = P(\text{Page fault service time}) + (1-P)(\text{main mem. access time})$$


n sec
n sec

$\frac{1}{100} \text{ n sec} \ll \frac{1}{1000} \text{ msec}$
 so we ignore it
 well

If $P \uparrow$ performance \downarrow

* There is no limitation of size and frames number of processes

Paging :- we have a process we divide the process in equal size pages & then we put these in them in frames of M/M




Process Size = 4B

Page Size = 2B


$$\text{No. of Pages/Process} = \frac{4B}{2B} = 2$$

frame size & page size should always be same



CPU will generate logical address

logical address



Page no.

There are 2 pages & to represent 2 pages we need 1 byte bit

because page size is 2 & to represent 2 numbers we need 1 byte 2 bit

we have a page table for every page

Page table

0	12
1	4

P₁

If CPU wants the page no. 3 of process 1

0	0	1	2
1	2	3	4

Bytes

Q1


CPU wants

& this 3 is in frame 4, 9 numbers need to 9 so we convert this 3 to 9

now we let's say the P₀ of Process 1 is in frame 2 & Process P₁ of Process 1 is in frame 4

* logical address that the CPU will generate is 11 i.e. 3 in binary is 11 &
 $\xrightarrow{\text{Page size}}$ Page no.

Physical address ~~is~~ of 4 byte



Physical address is directly related to main memory. Physical address represent where the actual byte is present. & P.A. with the

To represent P.A. we need how many bit that depends on the size of M/M. here size of main memory is given 16. To represent 16 $\rightarrow 2^4$

* Total number of frames in M/M is 8 $\rightarrow 2^3$ we need 3 bits


* CPU will give us a byte no. we need to convert the byte to L.A & then convert it to P.A & take the byte from the main memory

Segmentation :- we divide a process into segments and then we keep those in the main memory.

Difference betⁿ Segmentation & paging
Paging :- without knowing where it is there in the program, it will divide the process into ~~equal~~ ^{Process} pages and will put it in the M/M.
★ Pages are always of same size.

Segmentation :- Segmentation won't divide the Program into equal ~~pages~~ segments rather it will ~~divide~~ ^{into} divide it into different segment for eg:- we have a code, segmentation will divide it into main, add e.t.c
★ Segments can be of various size.
★ we put the segments in the main memory after dividing the Process


CPU will generate a logical address & with LA we will access which segment does CPU want & till where it wants



MMU (memory management unit)

LA $\xrightarrow{\text{MMU}}$ PA

CPU \rightarrow



$d \leq \text{size of the segment}$

d means how much does the CPU wants to access from the segment

Eg:- we want Segment 1. ~~we will~~ In the Segment table it's base address is 1800 & size is 400.

If $d > \text{size}$ then it will be error because segment 1 is from 1800-2200

for eg:- If S no. is S_3 & d is 200
 $2300 + 200 = 2500$

so it will read the data from 2300-2500 & will give that to CPU.