Managment and Analysis of Physics Dataset – 1 A.A. 2019-20

Digital Circuits - 1

Overview

G.Collazuol

- Introduction to Digital Electronics
- Transistors and Logic Levels
- Propagation of Logic Levels → fanout and delays

Introduction to Digital circuits

- Boolean algebra and its representation
- Gates and Combinatorial Logic
- Flip-Flops and Sequential Logic
- Timing and Shift Registers
- Memory devices
- State machines
- Artithmetic Units
- Asynchronous vs Synchronous systems

- Circuits and Architectures
- Logic Families
- Mixed CMOS circuits
- VLSI circuits
- FPGAs
- Microcontrollers

- Data Transfer and Data Communication
- Buses
- Peripherals
- Links

Introduction – ENIAC a "programmable" machine





Introduction - ENIAC

- A dataflow machine that could be wired (i.e. programmed) to perform calculations
- The architecture consists essentially of a cascade of adders and logic elements that are acting on accumulators and that can be started by the results becoming available on the previous unit
- Could perform relatively complex calculation with a cycle-time of about 5K operations/sec

Introduction – Electronics in the ENIAC

PATENT SPECIFICATION



Application Date: June 21, 1919. No. 10,288 | 18.


148,582

Complete Left : Fab. 18, 1920.

PROVISIONAL SPECIFICATION

Improvements in Ionic Relays


F16. 2






Introduction – Electronics in the ENIAC

Before the transistor (i.e. the first electronic "switch")



Introduction: the transistor revolution







First Bipolar Transistor

A. Marchioro / CERN

Introduction: the first Integrated Circuit




Fairchild R-S Flip-Flop, 1960



Introduction


Intel 4004 Micro-Processor



1971 ~1000 transistors 10μm tech 0.75 MHz operation

A. Marchioro / CERN

Introduction: 8080 Micro-Processor



Intel 1974, 6 micron N-channel silicon gate MOS technology 4,500 transistors

A. Marchioro / CERN

Introduction: transistors

50th anniversary of G. Moore's paper

Cramming more components onto integrated circuits

With unit cost falling as the number of components per circuit rises, by 1975 economics may dictate squeezing as many as 65,000 components on a single silicon chip

By Gordon E. Moore

Director, Research and Development Laboratories, Fairchild Semiconductor division of Fairchild Camera and Instrument Corp.

The future of integrated electronics is the future of electronics itself. The advantages of integration will bring about a proliferation of electronics, pushing this science into many new areas.

Integrated circuits will lead to such wonders as home computers—or at least terminals connected to a central computer—automatic controls for automobiles, and personal portable communications equipment. The electronic wristwatch needs only a display to be feasible today.


machine instead of being concentrated in a ce addition, the improved reliability made possible circuits will allow the construction of larger pro Machines similar to those in existence today values of lower costs and with faster turn-around.


Present and future

By integrated electronics, I mean all the nologies which are referred to as microelectro well as any additional ones that result in also

Introduction: transistors

50th anniversary of G. Moore's paper





Integrated circuits will lead to such wonders as home computers—or at least terminals connected to a central computer—automatic controls for automobiles, and personal portable communications equipment. The electronic wristwatch needs only a display to be feasible today. lower costs and with faster turn-around.

Present and future

By integrated electronics, I mean all the nologies which are referred to as microelectro wall as any additional ones that result in also


A. Marchioro / CERN


Introduction: what do we want from a transistor?

- A transistor (a digital transistor) is a device that "should" have the following characteristics:
 - to work as a switch (on or off)
 - have three terminals: an input, an output, a control
 - make a "sharp" transition between the two states (open or closed) in a time as short as possible
 - has no leakage current when off
 - has to deliver high current when on (to drive strongly the next stage).
 - Unfortunately this it is not uncorrelated from the previous requirement
 - make a transition between the two states with a voltage drive (Vg) as small as possible
 - control terminal should not be influenced by input/output terminal(s)
 - be physically small (otherwise other "parasitics" ruin the party)
 - Must have complementary type (i.e. a second type which is turned on when the first is turned off using the same "control").
- Good "analog" characteristics are desirable but by far not necessary or even important for the the majority of applications.


A. Marchioro / CERN

Introduction: what do we want from a transistor?





Introduction: Field Effect Transistor





Condensatore MOS

Dispositivo a due terminali:
"Gate" e "Substrato" o "Body"
Utile per spiegare principio dei
transistor MOSFET:


- All'aumentare di V_{GB} > 0 il substrato (p-type in figura) inizia a svuotarsi: il campo elettrico allontana le lacune (maggioritari) ed attrae verso l'ossido gli elettroni (minoritari) che si accumulano in uno strato spesso nanometri
- Si osserva che esiste una soglia (V_{th}) per V_{GB} oltre la quale gli elettroni sono accumulati con una densita pari a quella dei maggioritari:
- → strato di inversione ("canale") conduttivo → tensione V_{GB} regola la densita` dei portatori minoritari nel canale

Nota: impiantando un opportuno strato superficiale di carica fissa (positiva) all'interfaccia Ossido-Semicondutture e` possibile rendere la tensione di soglia negativa: in tal caso il canale e` presente gia` con V_{BG}=0





Introduction: MOS FET transistor





Il dispositivo sfrutta il canale (strato di inversione) che si forma sotto l'ossido polarizzando positivamente il Gate rispetto a Body (connesso a Source) e permette il passaggio di corrente tra Source a Drain.


Il potenziale del Gate V_{cs} permette di controllare tale corrente agendo sulla densita` dei minoritari nel canale grazie al campo elettrico prodotto (da cui il nome "Field Effect Transistor" o "FET")

Nota: il dispositivo ha 4 terminali; il Body deve essere posto alla tensione piu` bassa (alta) in n-channel (p-channel) per evitare di polarizzare forward il substrato; questo spesso si realizza connettendo Body con Source (ma non sempre e` possibile)


Introduction: MOS FET transistor








In prima approssimazione...





resistenza di canale tra Source e Drain

$$R_{ch} \propto \frac{1}{\left(V_{GS} - V_{T}\right)}$$

Se V_{gs} > V_{th} (sopra soglia) si ha che per piccole tensioni V_{DS} la conducibilita` e` costante lungo il canale e la corrente nel canale cresce linearmente: in questo regime

→ MOSFET e` resistenza controllata (in tensione)

Aumentando V_{DS} l'incremento della corrente e` meno che lineare: la caduta di potenziale lungo il canale determinata dal passaggio della corrente fa diminuire la tensione ai capi dell'ossido man mano che ci si sposta verso il Drain


- → la carica diminuisce → conduciblita` diminuisce lungo canale (da S verso D)
- → all'aumentare di V_{DS} la resistenza (media) del canale aumenta


MOSFET - Regime ohmico → triodo





cerchiamo relazione tra I_D e V_{DS}





Legge di Ohm


$$d V_{C} = I_{DS} \cdot d R$$

$$con dR = \frac{dx}{\mu Q'_{n}W}$$

cui
$$\mu C_{ox} \int_{0}^{V_{c}} (V_{c} - V_{c} - V_{T}) dV_{c} = \frac{1}{V_{c}} \int_{0}^{L} dx$$

$$I_{\text{DS}} = \mu C_{\text{OX}}^{'} \frac{W}{L} \bigg[\left(V_{\text{G}} - V_{\text{T}} \right) V_{\text{DS}} - \frac{V_{\text{DS}}^2}{2} \bigg]$$


(W e' la profondita' del canale; direzione normale a piano figura)




Aumentando ancora V_{DS} si arriva alla situazione in cui il potenziale V_{GD} non basta piu`per avere canale conduttivo esteso fino all'estremo del Drain ("pinch-off" o "strozzamento"). Cio' accade quando la caduta di potenziale ai capi dell'ossido al Drain e`pari a V_{th} ovvero V_{G} - V_{D} = V_{th}

In tale situazione la tensione ai capi del canale conduttivo vale $V_{GS}^-V_{th} \equiv V_{DSat}^-$ (tensione di saturazione del canale) ed e` il rapporto tra $V_{GS}^-V_{th}$ e la resistenza del canale R_{ch}^- a determinare la corrente I_D^- che fluisce tra Source e Drain (invece V_D^- non conta piu`!)


Nota: il pinch-off del canale conduttivo (nel punto P) non impedisce il passaggio della corrente. Infatti gli elettroni che giungono nel punto P continuano ad essere accelerati verso il Drain da una differenza di potenziale (pari a V_{DS}-V_{DSat})




All'aumentare di V_{DS} (> V_{DSsat}) ai capi del canale conduttivo (ridotto ora al tratto tra Source ed il punto P) si ha sempre la caduta fissa di tensione esattamente pari a V_{GS}-V_{th} (minima ai capi dell'ossido per invertire il canale), mentre la tensione di Drain in eccesso V_{DS} - V_{DSat} va a cadere tra il punto P ed il Drain (determinando un allargamento locale della regione svuotata). La corrente I_D rimane quindi ~ costante all'aumentare di V_{DS} e data dal rapporto tra (V_{GS}-V_{th}) e la resistenza di canale (entrambi ~costanti)




MOSFET n-channel





MOSFET n-channel



Why is Digital so good?

Analog Adder (summing amplifier)

Patented June 11, 1946

June 11, 1946.

K. D. SWARTZEL, JR

SUMMING AMPLIFIER

Filed May 1, 1941

STATES PATENT

SUMMING AMPLIFIER

Karl D. Swartzel, Jr., Teaneck, N. J., assigner to Bell Telephone Laboratories, Incorporated, New York, N. Y., a corporation of New York


Application May 1, 1941, Serial No. 391,331

11 Claims. (Cl. 179-171)

This invention relates to electrical calculating devices and particularly to a device for obtaining the sum of a plurality of electrical voltages.


The object of the invention is to obtain the sum of a number of electrical voltages, one pole . of each of the voltages being grounded.

In the drawing the generators A, B, and C, diagrammatically symbolizing three sources of voltages to be added, are respectively connected in serial relationship with one of the impedances 1, 2, 3, each having a relatively high impedance compared to the effective input imped-




Analog Multiplier (Gilber cells)

Specchio di corrente




lc1 = lc2


Celle di Gilbert... mixer e ampli di corrente




Type A Cell (Alternating)



Type B Cell (Balanced)



Stadio quadratore (1 quadrante)



"Operational" Amplifier

444

PROCEEDINGS OF THE I.R.E.

Analysis of Problems in Dynamics by Electronic Circuits*

JOHN R. RAGAZZINI†, MEMBER, LR.E., ROBERT H. RANDALL‡, AND FREDERICK A. RUSSELL§, MEMBER, LR.E.

Summary—This paper describes a method for obtaining an engineering solution for integrodifferential equations of physical systems using an electronic system. The components consist of standard plug-in feed-back amplifier units. As the interconnections are wires, resistors, and capacitors, no complicated mechanical layout problem is involved and a generally flexible analyzer need not be set up, for it is a simple matter to assemble the particular circuit for any system of equations for which solutions are desired. The system should, therefore, be of interest to those involved in a study of the dynamics of physical systems.

May





Fig. 3-Three methods for obtaining variable changes in scale or gain.


II. OPERATIONAL AMPLIFIERS

The term "operational amplifier" is a generic term applied to amplifiers whose gain functions are such as to enable them to perform certain useful operations such as summation, integration, differentiation, or a combination of such operations. In view of the fact that

Analog Computer







A. Marchioro / CERN


Why are analog computers out of fashion?

- Components cannot (easily) be fabricated all equal and are subject to degradation with aging
 - Mismatch of components causes errors or non-consistent results
- Components characteristics are almost always temperature dependent
 - E.g.: Resistivity is $\rho(T) = \rho_0[1 + \alpha(T T_0)]$
 - Gain of transistors (through mobility) depends on T
- Behavior (i.e. "function") of circuits depends (almost always) on power supply variation and noise
 - References must be kept stable
 - Supply must be noiseless
- Transmission of "analog" information is badly subject to noise
- Noise is always "additive" and cannot be removed

On/Off → Off/On



QUAD 2-INPUT NAND GATE



MC54/74F00





GUARANTEED OPERATING RANGES

Bymbol	Parameter		Min	Тур	Max	Unit
Voc	Supply Voltage	54,74	4.5	5.0	5.5	٧
TA.	Operating Ambient Temperature Flange	54	-55		125	10
		74	0	25	70	
Юн	Output Current — High	54,74			-1.0	mA
lot.	Output Current — Low	54,74			20	mA

MC54/74F00

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


Symbol	Parameter Input HIGH Voltage Input LOW Voltage		Limits				100		
			Min	Тур	Max	Unit	Test Conditions		
VBH			2.0		٧	Guaranteed Input HIGH Voltage			
V _E					0.8) v	Guaranteed input LOW Voltage		
VBC	Input Clamp Diode Voltage				J	٧	V _{OC} = MIN, I _{IN} = -18 mA		
VDH	Output HIGH Voltage	54, 74				٧	IOH =-1.0 mA	V _{OO} = 4.50 V	
		74	2.7			٧	IOH = -1.0 mA	V _{OC} = 4.75 V	
VDL	Output LOW Voltage				0.5	V	I _{OL} = 20 mA	V _{OC} = MIN	
ин	Input HIGH Current				1-10-	μА	V _{OC} = MAX, V _{IN} = 2.7 V		
					0.1	mA.	V _{DD} = MAX, V _{IN} = 7.0 V		
IL.	Input LOW Current				-0.6	mA	V _{OO} = MAX, V _{IN} = 0.5 V		
106	Output Short Grouit Current (Note 2)		-60		-150	mA	V _{OC} = MAX, V _{OUT} = 0 V		
loc	Power Supply Current Total, Output HIGH Total, Output LOW				2.8	mA	V _{OC} = MAX, V _{IN} =	GND	
					10.2	mA	V _{OC} = MAX, V _{IN} = Open		

NOTES:


AC CHARACTERISTICS

Symbol	Parameter	5474F T _A = =25°C V _{CC} = +5.0 V C _L = 50 pF		S4F T _A = -68°C to +125°C V _{CC} = 5.0 V + 10% C _L = 50 pF		74F TA = 0°C to 70°C VCC = 5.0 V = 10% CL = 50 pF		
		PLH	Propagation Delay	2.4	5.0	2.0	7.0	2.4
TPHL.	Propagation Delay	1.5	4.3	1.5	6.5	1.6	5.3	ns


For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
 Not more than one output should be shorted at a time, nor for more than 1 second.




MOSFET n-channel



Mapping between Analog and Digital signals



Noise Margin



Introduction: CMOS Technology

MOS technology integrates both n-channel and p-channel transistors on the same chip. If the substrate of the circuit is p-doped, the n-channel transistors sit directly on the substrate, whereas the p-channel devices need a well. This is a diffused layer with complementary doping compared to the substrate. The well is also called tub, while the technology is termed n-well technology.

For a n-type substrate the arrangement is complementary: the p-channel transistors are made in the substrate and the n-channel transistors sit inside the p-well. For the p-channel device the terms 'substrate' and 'bulk' have distinct meanings: 'substrate' refers to the whole slab supporting all devices, while 'bulk' refers to the n-well


Fig. 8.3(b) CMOS N-well technology.

P.: light P-channel doping ≈ 2 × 10²¹/m³.


N: moderate N-Channel doping ≈1.5 × 10²²/m³.

N+, P+: heavy doping > 10²⁵/m³

(a,c) Circuit symbols.



Introduction: CMOS Technology



Introduction: CMOS Technology

Cross section of a typical CMOS technology in figure. The substrate is p-type (often the substrate consists of a epitaxial layer (p-epi) grown on a Si substrate)

The p-well and the n-well are achieved with complementary mask using a phosphorous and boron implant respectively followed by a drive-in diffusion. The active area defines the region where transistors are located.

On the top of the active area we have a thin oxide (for $0.5\mu m$ technology it is 9-12nm for a shorter channel-length the oxide is thinner; with a $0.35\mu m$ technology it is 5-7nm)

Around the active area there are structures made by highly doped region → achieve the so-called channel stop to avoid lateral current leakage.

Over the thin oxide there is the silicon gate that also separates the source and drain.

Because of the lateral diffusions the source and the drain extend under the silicon gate leading to an overlap between the source (and the drain) and the silicon gate. In addition, the effective channel length is shorter than the designed length by a given extent

Fig. also shows a poly-poly capacitor.






Fig. 1.10 - Cross section of a CMOS p-well circuit containing an n-channel and a pchannel transistor

Introduction: why CMOS? many reasons!



Digital systems - Design Levels



A. Marchioro / CERN