





LÓGICA DIGITAL (1001351): Latches & Flip-flops

RA: [] Nome:

1. Para cada um dos elementos a seguir, forneça a saída correta da simulação:



2. Para cada um dos códigos a seguir, forneça o circuito resultante (observe que $= \neq \leq$):

a)

```
module foo1 (a, b, c, clk, x, y);
2   input a, b, c, clk;
3   output reg x, y;
4   always @(posedge clk)
5   begin
6       x <= a | b;
7       y <= x ~& c;
8   end
9 endmodule
```

c)

```
module foo2 (a, b, c, clk, x, y);
2   input a, b, c, clk;
3   output reg x, y;
4   always @(negedge clk)
5   begin
6       x = a | b;
7       y = x ~^ c;
8   end
9 endmodule
```

b)

```
module bar1 (a, b, c, clk, x, y, w);
2   input a, b, c, clk;
3   output reg x, y, w;
4   always @(negedge clk)
5   begin
6       x <= a | b;
7       y <= x ~& c;
8       w <= a | y;
9   end
10 endmodule
```

d)

```
module bar2 (a, b, c, clk, x, y, w);
2   input a, b, c, clk;
3   output reg x, y, w;
4   always @(posedge clk)
5   begin
6       x = a ^ c;
7       y = ~b;
8       w = x | y;
9   end
10 endmodule
```