

Technical University of Cluj-Napoca Computer Science Department



Computer Architecture

Lecturer: Mihai Negru

2nd Year, Computer Science

Lecture 6: Multi-Cycle CPU Design

http://users.utcluj.ro/~negrum/



Multi-Cycle Processor Design



- Step-by-step Processor Design → Multi cycle MIPS
 - Step 1: ISA → Abstract RTL
 - Step 2: Components of the Data-Path
 - Step 3: RTL + Components → Data-Path
 - Step 4: Data-Path + Abstract RTL → Concrete RTL
 - Step 5: Concrete RTL → Control
- Single Cycle Problems
 - Long Cycle Time
 - All instructions take as much time as the slowest
 - What happens for floating point?
 - Waste of area: no component reuse
- One Possible Solution
 - use a "smaller" cycle time
 - different instructions take different numbers of cycles






Reducing the Clock Cycle Time



- Cut the combinational dependency graph and insert registers
 - Do the same amount of work in two fast cycles, rather than one slow one



Break up the long combinational stages

Limits on Cycle Time in different stages										
Next address logic	PC ← branch ? PC + offset : PC + 4	Address logic computation time								
Instruction Fetch	IR ← M[PC]	Memory access time								
Register Access	A ← RF[rs]	Register file access time								
ALU operation	RF[rd] ← A + B	ALU operation delay								



Multi-Cycle Approach




- Break up the instructions into steps, each step takes one cycle
 - Balance the amount of work to be done.
 - Restrict each cycle to use only one major functional unit.
- At the end of a cycle
 - Store values for use in later cycles.
 - Introduce additional "internal" registers (not programmer visible).
- Reuse functional units
 - ALU used to compute address and to increment PC (beside usual ALU operations)
 - Only one Memory used for Instruction and Data!
- Use a finite state machine (FSM) for control






[1]

- Step 1: ISA → Abstract RTL
 - The same instructions as for the Single-Cycle MIPS
- Step 2: Components of the Data-Path
 - Partitioning the Single-Cycle Data-Path










Multi-Cycle Data-Path – high level view

[1]

- Added registers (not visible to the programmer):
 - IR Instruction Register; MDR Memory Data Register
 - A, B register file read data registers; ALUOut ALU output register.
 - Data used by subsequent instructions are stored in programmer visible registers (i.e., register file, PC) or memory.
- Memory and ALU reused








Multi-Cycle Data-Path derived from Single-Cycle MIPS

[1]





- Step 3: RTL + Components → Data-Path
 - We connect the components to build the Data-Path, and specify the Control Signals
 - Instruction Register (IR): IR[25:21] \rightarrow rs, IR[20:16] \rightarrow rt, IR[15:11] \rightarrow rd




[1]

Multi-Cycle Data-Path with Control Signals







[1]

Multi-Cycle Data-Path with Control Unit





Signal name	Effect when deasserted (=0)	Effect when asserted (=1)				
	The register destination number for the write	The register destination number for the write				
RegDst	register comes from the rt field (instruction bits	register comes from the rd field (instruction bits				
	20:16)	15:11)				
Pog\A/rito	None	The register on the write register input is				
RegWrite	None	written with the value on the Write data input				
ALUSrcA	The first ALU operand is the PC (default)	The first ALU operand is register A (i.e. R[rs])				
MomBood	None (default)	Content of memory specified by the address				
MemRead	None (default)	input are put on the memory data output				
		Memory contents specified by the address				
MemWrite	None (default)	inputs is replaced by the value on the Write data				
		input				
MemtoReg	The value fed to the register write data input	The value fed to the register write data input				
Wiellitokeg	comes from ALUOut register (default)	comes from data memory register (MDR)				
lorD	The PC is used to supply the address to the	The ALUOut register is used to supply the				
ם וטו	memory unit (default)	address to the memory unit				
IRWrite	None (default)	The output of the memory is written into the				
invviite		Instruction Register (IR)				
PCWrite	None (default)	The PC is written; the source is controlled by PC				
FCVVIILE		source				
PCWriteCond	None (default)	The PC is written if the Zero output of the ALU is				
FCVVIILECUIIU		also active				

The Meaning of the 1-bit Control Signals





Signal Name	Value(Binary)	Effect					
	00	The ALU performs an add operation					
ALUOp	01	The ALU performs a subtract operation					
	10	The function field of the instruction determines the ALU operation (R-Type)					
	00	The second input of the ALU comes from the B register					
	01	The second input of the ALU is the constant 4					
ALUSrcB	10	The second input of the ALU is the sign-extended 16-bit immediate filed of the instruction in IR					
	11	The second input of the ALU is the sign-extended 16-bit immediate field of IR shifted left 2 bits					
	00	Output of the ALU (PC + 4) is sent to the PC for writing					
PCSource	01	The content of the ALUOut (the branch target address) is sent to the PC for writing					
·	10	The jump target address (IR[25:0) shifted left 2 bits and concatenated with PC+4[31:28] is sent to the PC for writing					

The Meaning of the 2-bit Control Signals





- Step 4: Data path + Abstract RTL → Concrete RTL
 - For the multi cycle data path we write the RTL codes of the basic instructions to establish the necessary Control Signal settings
- Instructions from ISA perspective
 - RTL Abstract
 - Specifies the instruction independent of a concrete implementation
 - Example: arithmetic, R-type instruction

$$RF[rd] \leftarrow RF[rs] \text{ op } RF[rt]$$

- RTL Concrete
 - Describes the execution phases of the instruction for a given implementation
 - Example: arithmetic, R-type instruction


T0
$$\rightarrow$$
 IR \leftarrow M[PC]
T1 \rightarrow A \leftarrow RF[rs], B \leftarrow RF[rt]
T2 \rightarrow ALUOut \leftarrow A op B
T3 \rightarrow RF[rd] \leftarrow ALUOut

We forgot an important part of the definition!

 $PC \leftarrow PC + 4$







add \$rd, \$rs, \$rt

Abstract RTL:

RE[rd] ← RE[rs] + R

 $RF[rd] \leftarrow RF[rs] + RF[rt],$ PC \leftarrow PC + 4

Concrete RTL:

 $T0 \rightarrow \begin{cases} IR \leftarrow M[PC], \\ PC \leftarrow PC + 4; \end{cases}$ $T1 \rightarrow \begin{cases} A \leftarrow RF[rs], \\ B \leftarrow RF[rt]; \end{cases}$ $ADD \& T2 \rightarrow ALUOut \leftarrow A + B;$

ADD & T3 \rightarrow RF[rd] \leftarrow ALUOut;


	lorD	Mem	Mem	IR	Reg	Mem	Reg	Ext	ALU	ALU	ALU
	IorD	Read	Write	Write	Dst	toReg	Write	Op	SrcA	SrcB	Op
TO	0	1	0	1	X	X	0	X	0	1	add
T1	X	0	0	0	X	X	0	X	X	X	X
T2	X	0	0	0	X	X	0	X	1	0	func
T3	X	0	0	0	1	0	1	Х	Х	Х	х

Note: the operation is defined by the function field






Add: T0 \rightarrow IR \leftarrow M[PC], PC \leftarrow PC+4;








Add: T1 \rightarrow A \leftarrow R[rs], B \leftarrow R[rt];








Add: ADD & T2 \rightarrow ALUOut \leftarrow A + B;








Add: ADD & T3 \rightarrow R[rd] \leftarrow ALUOut;









ori \$rs, \$rt, imm

Abstract RTL:

 $RF[rt] \leftarrow RF[rs] \mid Z_Ext(imm),$ $PC \leftarrow PC + 4$

Concrete RTL:


TO ->	IR ← M[PC], PC ← PC + 4;
10 7	PC ← PC + 4;
T1 🕹	$A \leftarrow RF[rs],$ $B \leftarrow RF[rt];$
11 /	
ORI & T2 →	ALUOut ← A Z_Ext(imm);
	Z_Ext(imm);
ORI & T3 →	RF[rt] ← ALUOut;

	lorD	Mem	Mem	IR	Reg	Mem	Reg	Ext	ALU	ALU	ALU
	IorD	Read	Write	Write Dst		toReg	Write	Op	SrcA	SrcB	Op
T0	0	1	0	1	Х	x	0	х	0	1	add
T1	х	0	0	0	Х	x	0	х	Х	Х	Х
T2	х	0	0	0	X	x	0	0	1	2	or
T3	х	0	0	0	0	0	1	Х	Х	Х	Х

Note: the operation is defined by the opcode field







lw \$rt, imm(\$rs)

Abstract RTL:

 $RF[rt] \leftarrow M[RF[rs] + S_Ext(imm)],$ $PC \leftarrow PC + 4$


Concrete RTL:

το →	IR \leftarrow M[PC], PC \leftarrow PC + 4;
T1 →	$A \leftarrow RF[rs],$ $B \leftarrow RF[rt];$
1 = 7	$B \leftarrow RF[rt];$
LW & T2 →	ALUOut ← A + S_Ext(imm);
LVV Q 12 /	S_Ext(imm);
	MDR ← M[ALUOut]
LW & T4 →	RF[rt] ← MDR;

	lorD	Mem	Mem	IR	Reg	Mem	Reg	Ext	ALU	ALU	ALU
	לוטו	Read	Write	Write	Dst	toReg	Write	Ор	SrcA	SrcB	Op
T0	0	1	0	1	X	x	0	X	0	1	add
T1	х	0	0	0	Х	x	0	х	X	X	X
T2	х	0	0	0	Х	x	0	1	1	2	add
T3	1	1	0	0	х	x	0	х	Х	х	x
T4	х	0	0	0	0	1	1	х	х	х	х







sw \$rt, imm(\$rs)

Abstract RTL:

 $M[RF[rs] + S_Ext(imm)] \leftarrow RF[rt],$ PC \leftarrow PC + 4


Concrete RTL:

το →	IR \leftarrow M[PC], PC \leftarrow PC + 4;
T1 →	$A \leftarrow RF[rs],$ $B \leftarrow RF[rt];$
SW & T2 →	ALLIO: + / A :
SW & T3 →	M[ALUOut] ← B

	lorD	Mem	Mem	IR	Reg	Mem	Reg	Ext	ALU	ALU	ALU
	IorD	Read	Write	Write	Dst	toReg	Write	Ор	SrcA	SrcB	Op
T0	0	1	0	1	х	x	0	Х	0	1	add
T1	X	0	0	0	х	x	0	Х	X	Х	х
T2	X	0	0	0	х	x	0	1	1	2	add
T3	1	0	1	0	х	х	0	Х	Х	Х	х







beq \$rt, \$rs, imm

Abstract RTL:

If(RF[rs] == RF[rt]) then

PC ← PC + 4 + S_Ext(imm) <<2
else

PC ← PC + 4

Concrete RTL:


TO ->	$IR \leftarrow M[PC],$						
10 7	IR \leftarrow M[PC], PC \leftarrow PC + 4;						
T1 🕹	$A \leftarrow RF[rs],$ $B \leftarrow RF[rt];$						
11 7	$B \leftarrow RF[rt];$						
BEQ & T2 →	ALUOut ← PC + S_Ext(imm) << 2;						
BEQ & 12 7	S_Ext(imm) << 2;						
BFO & T3 (A == B) →							

BEQ & T3 (A == B) \rightarrow PC \leftarrow ALUOut;

Note: T1 and T2 can be executed in parallel, in the same clock period!







beq \$rt, \$rs, imm

Abstract RTL:

If(RF[rs] == RF[rt]) then
$$PC \leftarrow PC + 4 + S_Ext(imm) << 2$$
else
$$PC \leftarrow PC + 4$$

Concrete RTL:

T0
$$\rightarrow$$

$$| R \leftarrow M[PC], \\ PC \leftarrow PC + 4;$$

$$A \leftarrow RF[rs], B \leftarrow RF[rt], \\ ALUOut \leftarrow PC + \\ S_Ext(imm) << 2;$$

BEQ & T2 (A == B) \rightarrow PC \leftarrow ALUOut;

jmp → Homework

	lo «D	Mem	Mem	IR	Reg	Mem	Reg	Ext	ALU	ALU	ALU	PC	PC	PC
	IorD	Read	Write	Write	Dst	toReg	Write	Op	SrcA	SrcB	Op	Src	WrCd	Wr
T0	0	1	0	1	х	х	0	х	0	1	add	0	0	1
T1	х	0	0	0	х	X	0	1	0	3	add	х	0	0
T2	х	0	0	0	х	х	0	х	1	0	sub	1	1	0



Multi-Cycle CPU Design – Summary



- Five Execution Phases
 - Instruction Fetch
 - Instruction Decode and Register Fetch
 - Execution, Memory Address Computation, or Branch / Jump Completion
 - Memory Access or Arithmetical Logical instruction completion
 - Write-back
- Instructions take from 3 to 5 clock cycles
- In one clock cycle all operations are done in parallel, not sequential!
 - T0 → IR ← M[PC] and PC ← PC+4 are done simultaneously
- Between Clock T1 and Clock T2 the control unit will select the next step in accordance to the instruction type



Multi-Cycle CPU Design – Summary



Step / Cycle	Action for R-type instructions	Action for ORI instruction	Action for memory reference instructions	Action for branches	Action for jumps					
T0: Instruction Fetch	IR ← M[PC] PC ← PC + 4									
T1: Instruction decode / register Fetch	$A \leftarrow RF[IR[25:21]]$ $B \leftarrow RF[IR[20:16]]$ $ALUOut \leftarrow PC + S_Ext(IR[15:0] << 2$									
T2: Execution, address computation, branch / jump completion	ALUOut ← A op B	ALUOut ← A OR Z_Ext(Imm16)	ALUOut ← A + S_Ext(IR[15:0])	If (A == B) PC ← ALUOut	PC ← PC[31:28] IR[25:0] << 2					
T3: Memory access or R-type completion	RF[IR[15:11] ← ALUOut	RF[IR[20:16]] ← ALUOut;	LW: MDR ← M[ALUOut] SW: M[ALUOut] ← B							
T4: Memory read completion			LW: RF[IR[20:16]] ← MDR							



Multi-Cycle CPU Design – Control Signals



T lorD		Mem	Mem	IR	Reg	Mem	Reg	Ext	ALU	ALU	ALU	PC	PC	PC	
	IorD	_			_		1								[
		Read	Write	Write	Dst	toReg	Write	Op	SrcA	SrcB	Ор	Src	WrCd	Wr	
T0	0	1	0	1	х	х	0	х	0	1	add	0	0	1	IF
T1	х	0	0	0	х	х	0	1	1	3	add	х	0	0	ID
T2	Х	0	0	0	Х	Х	0	Х	1	0	fun	х	0	0	Ex R-T
T3	х	0	0	0	1	0	1	х	X	X	X	x	0	0	Wb R-T
T2	X	0	0	0	Х	Х	0	0	1	2	or	х	0	0	Ex ORI
T3	х	0	0	0	0	0	1	х	х	Х	х	х	0	0	Wb ORI
T2	X	0	0	0	Х	Х	0	1	1	2	add	Х	0	0	Ex LW
T3	1	1	0	0	x	X	0	x	X	X	X	x	0	0	M LW
T4	х	0	0	0	0	1	1	х	х	х	Х	х	0	0	Wb LW
T2	х	0	0	0	x	X	0	1	1	2	add	x	0	0	Ex SW
Т3	1	0	1	0	х	х	0	х	х	х	х	х	0	0	M SW
T2	Х	0	0	0	Х	X	0	Х	X	X	sub	1	1	0	Ex BEQ
T2	X	0	0	0	X	X	0	Х	X	X	X	2	0	1	Ex J

Table 1: The Values of the Control Signals in each Clock Cycle


- Execution phases: IF, ID, Ex Execute, M Memory, Wb Write back
- Instructions: R R-type, LW Load, SW Store, BEQ Branch , J Jump , ORI I-type
- ExtOp: $1/0 \rightarrow 1$ arithmetic, 0 logical operations



1-BUS Multi-Cycle MIPS



1-Bus Multi-Cycle Data-Path




Data-Path – Control Unit – Memory Interfacing



1-BUS SRC Multi-Cycle MIPS





1-BUS SRC (simple RISC Computer)
Block Diagram [2]

add \$rd, \$rs, \$rt

Abstract RTL:

IF: IR \leftarrow M[PC], PC \leftarrow PC + 4;

Add: RF[rd] \leftarrow RF[rs] + RF[rt];

Concrete RTL:

IF: T0 \rightarrow MA \leftarrow PC, C \leftarrow PC + 4;

T1 \rightarrow MD \leftarrow M[MA], PC \leftarrow C;

T2 \rightarrow IR \leftarrow MD;

Ex: T3 \rightarrow A \leftarrow RF[rs]; T4 \rightarrow C \leftarrow A + RF[rt]; T5 \rightarrow RF[rd] \leftarrow C

- Special ALU operation for PC + 4 in T0
- add takes 3 concrete RTs (T3, T4, T5)

ALU connected to the BUS through A and C registers


One bus connecting most registers allows many different RTs, but only one at a time

replaces multiplexors



2-BUS SRC Multi-Cycle MIPS





2-BUS SRC – Block Diagram [2]

- Bus A carries data going into registers
- Bus B carries data coming from registers
- ALU function C = B (Pass B)
 - is used for all simple register transfers

```
add $rd, $rs, $rt
```

Concrete RTL:

```
IF: T0 \rightarrow MA \leftarrow PC;

T1 \rightarrow PC \leftarrow PC + 4, MD \leftarrow M[MA];


T2 \rightarrow IR \leftarrow MD;
```

Ex: T3
$$\rightarrow$$
 A \leftarrow RF[rs];
T4 \rightarrow RF[rd] \leftarrow A + RF[rt];



3-BUS SRC Multi-Cycle MIPS





3-BUS SRC - Block Diagram [2]

- A-bus is ALU operand 1
- B-bus is ALU operand 2
- C-bus is ALU output
- Note: MA input connected to the C and B-buses

add \$rd, \$rs, \$rt

Concrete RTL:

IF: $TO \rightarrow MA \leftarrow PC$, $MD \leftarrow M[MA]$, $PC \leftarrow PC + 4$ $T1 \rightarrow IR \leftarrow MD$;

Ex: $T2 \rightarrow RF[rd] \leftarrow RF[rs] + RF[rt]$;

- In step T0:
 - PC moves to MA over bus B and
 - goes through the ALU (INC 4 operation)
 - to reach PC again by way of bus C
- PC must be edge-triggered
- MA must be a transparent latch the address is propagated to the memory unit in T0



Problems – Homework



- Implement other instructions for the Mux based multi-cycle MIPS CPU and for the bus based MIPS CPUs (1, 2 or 3 busses)
 - add, sub, and, or, lw, sw, beq, j, addi, andi, ori
 - sll, srl, sra, sllv, srlv, srav
 - slt, slti
 - bne , bgez, bltz,...
 - jr, jal
 - **—**
- Implement new instructions for the Mux based multi-cycle MIPS CPU and for the bus based MIPS CPUs (1, 2 or 3 busses)
 - LWR, SWR (sums two registers to obtain the memory address)
 - LWA, SWA (uses a single register to obtain the memory address)



References



- D. A. Patterson, J. L. Hennessy, "Computer Organization and Design: The Hardware/Software Interface", 5th edition, ed. Morgan-Kaufmann, 2013.
- D. A. Patterson and J. L. Hennessy, "Computer Organization and Design: A Quantitative Approach", 5th edition, ed. Morgan-Kaufmann, 2011.
- 3. MIPS32™ Architecture for Programmers, Volume I: "Introduction to the MIPS32™ Architecture".
- 4. MIPS32™ Architecture for Programmers Volume II: "The MIPS32™ Instruction Set".