
# DIGITAL CIRCUITS Parameters of the integrated logic circuits

- Static transfer characteristic
- Noise margins
- Fan-out & fan-in
- Propagation time
- Power Dissipation

### Static Transfer Characteristic

- Output voltage variation function of input do voltage
- Cann't be defined an unique voltage value for logic '1' or '0'
- Transfer characteristic isn't unique
- characteristic bounded by two limit curves
- to each input or output variable, two voltage intervals (domains) will be associated: allowed, and respectively guaranteed

#### Static Transfer Characteristic for an Inverter



- Four voltage ranges
- Two for inputs
- Two for outputs
- Defined by eight voltage values

## Input/Output voltage values

- V<sub>ILmin</sub> minimum voltage level for logic '0' at input
- V<sub>ILmax</sub> maximum voltage level for logic '0' at input
- V<sub>IHmin</sub> minimum voltage level for logic '1' at input
- V<sub>IHmax</sub> maximum voltage level for logic '1' at input
- V<sub>OLmin</sub> minimum voltage level for logic '0' at output
- V<sub>OLmax</sub> maximum voltage level for logic '0' at output
- V<sub>OHmin</sub> minimum voltage level for logic '1' at output
- $V_{OHmax}$  maximum voltage level for logic '1' at output Index meaning
- I input
- O output
- L *low* logic '0'
- H high logic '1'

## Defining the working regions

- A logic circuit will work properly if the input voltage levels will have admitted values (work in allowed regions)
- Obtained output voltage levels will be into guaranteed regions
- Considering that output voltage will become input voltage for driven circuit(s), have five working regions:
  - Normal working region for logic '0' and logic '1'
  - Working region in presence of noise signals for logic '0' and respectively '1'
  - Transitory region

### Normal working region (no noise signals)

- For low input voltage level (L), between values V<sub>IL2</sub> - V<sub>IL1</sub>
- For high input voltage level (H) between values V<sub>IH2</sub> - V<sub>IH1</sub>

### Working region when noise signals apply

- For low input voltage level (L), between values V<sub>ILmax</sub> V<sub>ILmin</sub>
- For high input voltage level (H) between values V<sub>IHmax</sub> - V<sub>IHmin</sub>


# Transitory region

- For input voltage levels between V<sub>IHmin</sub> –
   V<sub>ILmax</sub>
- Those input voltages driving circuit from one stable state to the other

### **Noise margins**

- Noise (immunity) margins: stability at static perturbations
- the noise margin is the peak amount of spurious or "noise" voltage that may be superimposed on a weak gate output voltage signal before the receiving gate might interpret it wrongly
- Guaranteed noise margin for a logic state is given by difference between guaranteed output voltage level of the driving circuit and the worst case for the input voltage level accepted for that state by the driven circuit

# Guaranteed noise margins (manufacturer's specifications)




• For logic '0' state:

$$M_L = V_{ILmax} - V_{OLmax}$$

For logic '1' state:

$$M_H = V_{OHmin} - V_{IHmin}$$



Example for TTL family

### Fan-out and Fan-in

- The input of a circuit is a load for its driver circuit
- For a logic circuit generates guaranteed output voltage levels is a must to be driven at inputs with corresponding current levels
- For circuit interconnection, important to design the output current of the driving circuit, and to consider the sum of input currents of the driven circuits

### Fan-in factor for logic circuits

- Fan-in (FI) and Fan-out (FO) factors are defined based on some current values, those correspondind to allowed input voltages and respectively to guaranteed output voltages, in the worst case: I<sub>ILmax</sub>, I<sub>IHmin</sub>, I<sub>OLmax</sub> şi I<sub>OHmin</sub>
- For any integrated circuits family, a basic (fundamental) gate is defined, and the fan-in/ fan-out values for the rest of circuits are defined as multiples of the values for that basic gate
- For an input, the FI value means the number N (N>1) of standard inputs (i.e. of basic gate) equivalent to that input: FI=N


### Fan-out factor for logic circuits

$$FO_L = \left\lfloor \frac{\left| I_{OL} \right|}{\left| I_{IL} \right|} \right\rfloor, FO_H = \left\lfloor \frac{\left| I_{OH} \right|}{\left| I_{IH} \right|} \right\rfloor, FO = \min(FO_L, FO_H)$$

 When interconnecting logic circuits (from a family), the following relations must be satisfied (associate with the worst case):

$$I_{OL} \ge \sum_{n}^{i=1} I_{IL}, \ I_{OH} \ge \sum_{n}^{i=1} I_{IH}$$

### **Propagation Time**



- Raising-up and fall-down times (t<sub>r</sub>, t<sub>f</sub>) are defined using ratios of signal amplitude (0.1 and 0.9)
- Propagation times (delay) (t<sub>pHL</sub> si t<sub>pLH</sub>) are defined for halves the input/output signal amplitudes
- Average propagation time: t<sub>pd</sub>=(t<sub>pHL</sub>+t<sub>pLH</sub>)/2
- Important parameter for any circuit, giving sign of performance

### **Power Dissipation**

- Parameter depending on:
  - -Power supply voltage  $(V_{CC})$ ;
  - -Absorbed currents from  $V_{CC}$  when output is logic '1' ( $I_{CCH}$ ), or '0' logic ( $I_{CCL}$ );
  - -Output current on shortcircuit (I<sub>OS</sub>);
  - –Average power consumption (P<sub>m</sub>);

### Average power dissipation on cc

$$P_{CC} = \frac{P_H + P_L}{2} = \frac{I_{CCH} + I_{CCL}}{2} \cdot V_{CC}$$

### Power dissipation on ac

- Important power component, due to charging/ discharging of stray output capacitances Cp
- Power consumption during the switching regime:

$$P_C = f C_P V_{CC}^2$$

f – switching frequency

# Total power dissipation

$$P_{m} = P_{CC} + P_{C} = \frac{I_{CCH} + I_{CCL}}{2} V_{CC} + f C_{P} V_{CC}^{2}$$


### **TTL Logic Integrated Circuits**

- General considerations
- TTL standard series
  - -TTL basic (fundamental) gate
  - –Circuit description
  - -Gate operation
  - Parameters of TTL basic gate

#### **General Considerations**

- TTL (Transistor-Transistor-Logic)
- Family with a lot of circuit series, developed based on a trade-off between propagation speed and power dissipation
- Standard, high-speed (H), Low power (L),
   Schottky (S)

#### **TTL Basic Gate**




### Input stage

- Multi-emitter transistor
   T₁
- Clipping diodes D<sub>1</sub>, D<sub>2</sub>
   Driver transistor
- Transistor T<sub>2</sub>

### **Output stage**


- transistors T<sub>4</sub> şi T<sub>3</sub>
- diode D

### Gate operation for one input '0'



- T<sub>1</sub> saturated, voltage from T<sub>1</sub> collector lowers, transistor T<sub>2</sub> off
- Low voltage level from T<sub>2</sub> emitter drives T<sub>3</sub>off
- High potential of T<sub>2</sub>
   collector opens transistor
   T<sub>4</sub>
  - U<sub>R2</sub> low, U<sub>BE(T4)</sub>+U<sub>D</sub>≈1,5V, U<sub>e</sub>>3,4V corresponding to logic level "1"

### Gate operation when both inputs at logic '1'



- T<sub>1</sub> base-emitter junctions reverse biased (reverse active region)
- T<sub>1</sub> base-collector junction and base-emitter junctions of T<sub>2</sub> & T<sub>3</sub> make a chain of open diodes (forward biased by R<sub>1</sub> from power supply), T<sub>2</sub> & T<sub>3</sub> saturated
  - T<sub>4</sub> off due to base potential, lower than emitter's, due to presence of diode D
  - Ue=U<sub>CES(T3)</sub> corresponding to logic "0"

$$U_e = \overline{A*B}$$

 Transistors T<sub>4</sub> & T<sub>3</sub> switch in counter-time, making R<sub>4</sub> being low (130Ω), building a low output impedance and a small time constant for charge/discharge of output stray capacitances

### **Logic Levels**

- $V_{ILmax} = 0.8 V$
- $V_{IHmin} = 2 V$
- $V_{OLmax} = 0.4 V$
- $V_{OHmin} = 2.4 V$
- $V_T = 1.3V$ , threshold voltage, same value for input and output voltages

### **Noise Margins**

Guaranteed values

$$M_L = V_{ILmax} - V_{OLmax} = 0.8V - 0.4V = 0.4V$$
  
 $M_H = V_{OHmin} - V_{IHmin} = 2.4V - 2V = 0.4V$ 

Real values


$$M_L = V_T - V_{OL} = 1.3V - 0.2V = 1.1V$$
  
 $M_H = V_{OH} - V_T = 3.5V - 1.3V = 2.2V$ 

 It implies that prefered output idle state being '1' logic, and switching command being 'zero active', i.e. a signal going from high to low

### Input & output currents

- By convention: positive value if gate sinks current and negative value if gate generates currents
- $I_{IH} = 40 \mu A$
- $I_{II} = -1.6 \text{ mA}$
- $I_{OH} = -800 \mu A$
- $I_{OI} = 16 \text{ mA}$

#### Fan-in/fan-out




$$FI_{L} = 1$$
,  $I_{IL} = -1$ ,6mA  
 $FI_{H} = 1$ ,  $I_{IH} = 40\mu$ A

$$FO_L = \left\lfloor \frac{|I_{OL}|}{|I_{IL}|} \right\rfloor = \left\lfloor \frac{16mA}{1.6mA} \right\rfloor = 10, FO_H = \left\lfloor \frac{800\mu A}{40\mu A} \right\rfloor = 20, FO = \min(FO_L, FO_H) = 10$$

### Static transfer characteristic

 $0V < U_i < 0.65V$ ,  $T_1$  on,  $T_2$  off,  $U_e = V_{CC} - R_2 \cdot I_{R2} - U_{BE(T4)} - V_D$ ,  $U_{BE(T4)} = V_D = 0.75V$ ,  $I_{R2} \approx I_{B(T4)} = I_{OH}/(\beta_N + 1)$ ,  $U_e = 3.4V$ , on AB segment.


 $0.65V < U_i < 1.3V$ ,  $T_2$  starts conducting, going into forward active region. Current gain for transistor  $T_2$  over segment BC is:  $\alpha \approx -R_2/R_3$ .  $T_4$  repeater,  $T_3$  off, state for segment BC.




 $1,3V < U_i < 1,5V$ ,  $T_3$  starts conducting,  $U_e$  lowers quikly (segment CD).  $T_2$ ,  $T_4$  and  $T_3$  conducting into forward active region. Current sink from the power supply increases.

1,5V< $U_i$ <2,25V,  $T_4$  off,  $T_3$ v saturated,  $U_e$ = $U_{CEs(T3)} \approx$ v<sub>I</sub> 0,2V, region DE.

### **Input Characteristics**







•  $V_i < 0.8V$ 

$$I_I = \frac{V_{CC} - V_{BE(TI)} - V_I}{R_I}$$

- V<sub>i</sub> grows over 0,8V, I<sub>i</sub> lowers in absolute value
- V<sub>i</sub> > 1,3V, I<sub>i</sub> tends abruptly toward 0
- $V_i = 1.7V, I_i = 0$
- $V_i > 2 \div 2,25V$ ,  $I_i \approx 28\mu A$

### **Output Characteristics**





30

5 10

• 
$$V_{OL} = f(I_{OL})$$

 I<sub>OL</sub> depends on T<sub>3</sub> base current, wich depends on T<sub>2</sub> emitter current, as:

$$I_{C(T2)} = \frac{V_{CC} - V_{BE(T3)} - V_{CEs(T2)}}{R_2}$$


$$I_{B(T2)} = \frac{V_{CC} - V_{BC(T1)} - V_{BE(T2)} - V_{BE(T3)}}{R_1}$$

$$I_{E(T2)} = I_{B(T2)} + I_{C(T2)} = 3,2mA$$

$$I_{B(T3)} = I_{E(T2)} - I_{3} = I_{E(T2)} - \frac{V_{BE(T3)}}{R_{3}}$$

$$T_3$$
 saturated,  $B_N=20$ , output current:  $I_{OL} = B_N \cdot I_{B(T3)} = 49mA$ 

### **Output Characteristics**



- $V_{OH} = f(I_{OH})$
- Figure below presents in positive domain  $V_{OH} = f(I_S)$  characteristics, where load current  $I_S$  is considered  $I_S = -I_{OH}$
- T<sub>4</sub> on, tending toward saturation
- $T_4$  when in forward active region, segment 1,  $V_{OH}$  and  $I_S$  are in relation:

$$V_O = V_{CC} - R_2 \frac{I_S}{\beta_N + 1} - V_{BE(T4)} - V_D$$

$$V_{OH} = 3.7 - 32 \cdot I_{S}$$

T<sub>4</sub> saturated, curve 2, relation becomes:

$$V_{o}$$
 [V]  $I_{S} = I_{E(T4)}$   $I_{S} = I_{S}$  [mA]

$$I_{S} = I_{E(T4)} = I_{B(T4)} + I_{C(T4)} = \frac{V_{CC} - V_{O} - V_{D} - V_{BE(T4)}}{R_{2}} + \frac{V_{CC} - V_{O} - V_{D} - V_{CE(T4)}}{R_{4}}$$

$$V_O \approx 4.5 - I_S \cdot R_4$$

Curves 1 and 2 cross eachother at I<sub>S</sub> ≈ 5mA


### Power dissipation

$$P_{CC} = \frac{I_{CCH} + I_{CCL}}{2} V_{CC}$$

$$\begin{split} &I_{CCH} = I_{R1} = (V_{CC} - V_{B(T1)})/R_1 \approx 1 mA \\ &I_{CCL} = I_{E(T2)} = I_{C(T2)} + I_{B(T2)} = (V_{CC} - V_{C(T2)})/R_2 + (V_{CC} - V_{B(T1)})/R_1 \approx 3,3 mA \\ &P_{CC} \approx 10 mW \\ &P_{C} = C_p V_{CC}^2 f \\ &C_p = 15 pF; \ f = 1 MHz, \ P_{C} \approx 0,4 mW; \ f = 20 MHz, \ P_{C} \approx 7,5 mW \end{split}$$

• Besides the two components  $P_{CC}$  and  $P_{C}$ , there is another, due to simultaneous conduction of transistors  $T_3$  and  $T_4$ . This extra power consumption  $P_{DS}$  has the formula:

$$P_{DS} = V_{CC} \left( \frac{I_{CCmax}}{2.2} \cdot \frac{t_c}{T} + \frac{I_{CCmax}}{2} \cdot \frac{t_r}{T} \right)$$



### **Propagation Delay**

- Given by charging/discharging times of stray capacitance from gate's output and by switching times of transistors
- $t_{pHL} = t_{c1} + t_{des}$
- $t_{pLH} = t_{c2} + t_{inc}$
- $t_{pd} = (t_{pHL} + t_{pLH})/2$
- Switching times:  $t_{c1} = 5$ ns and  $t_{c2} = 8$ ns
- Charging/discharging times of stray capacitances:

$$t_{des} = C_p \frac{V_{OH} - V_{OL}}{I_{OL}} \qquad t_{inc} = C_p \frac{V_{OH} - V_{OL}}{I_{OH}}$$

- Formula for t<sub>inc</sub>, short-circuit current value is considered I<sub>OS</sub>
- For  $I_{OS} = 18$ mA results  $t_{inc} = 2.5$ ns
- Calculated values:  $t_{pHL} = 8ns \ \text{şi} \ t_{pLH} = 10.5ns$
- Data book values:  $t_{pHL}$  = 8ns and  $t_{pLH}$ = 12ns, resulting  $t_{pd}$  = 10ns

### Proposed Problems

- Find out the maximum value of a resistor may be connected between two standard TTL gates, without modifying the circuit behavior. How this resistor is affecting the noise margins?
- Design a circuit based on a NAND TTL standard gate, able to drive a LED. For the LED, following values are considered: V<sub>I FD</sub>=1,6V and I<sub>I FD</sub>=10mA.
- Design a circuit based on a NOR TTL standard gate, able to drive a LED. For the LED, following values are considered: V<sub>I ED</sub>=0,65V and I<sub>I ED</sub>=20mA.
- Design a positive edge detector circuit, using NAND gates.
- If a pulse train signal is propagating through a NAND gate, how this influences the filling factor of one pulse? But if propagating through two NAND gates? Input signal has a 20MHz frequency and a filling factor of ½.