### **Practice 2**


- SW app on MNIST

Computing Memory Architecture Lab.


### Lab 2: Overview

#### Goal

- Implement matrix-vector(MV) multiplication in C++
- Integrate MV multiplication into the pretrained model(MLP)



## MNIST, CIFAR 10





Dataset	MNIST	CIFAR 10
Category	digits(0-9)	airplane, automobile,, truck
Image size	28x28	32x32
Color	Gray scale	RGB
# images (training/test)	60000/10000	60000/10000

## (pretrained) Multi-Layer Perceptron(MLP)


■ Input: 28x28 pixels  $\rightarrow$  1200 values  $\rightarrow$  1200 values  $\rightarrow$  10 values

■ 1st layer: 784 inputs → e.g., 1200 outputs → Large M\*V


multiplication

- M (784x1200) x V (784)

28



# Implementation Detail: 1st layer



#### 1) Reshape

 $28x28 \rightarrow 784$ 

#### 2) (MV) Multiplication

Output[0] =  $\Sigma_j$  Input[j]\*W[0,j]

Output[1] =  $\Sigma_{i}$  Input[j]\*W[1,j]

• • •

Output[1199] =  $\Sigma_{i}$  Input[j]\*W[1199,j]


#### 3) Activation(ReLU)

Output[0] = max(0, Output[0])

• • •


Output[1199] = max(0, Output[1199])

## Implementation Detail: 2<sup>nd</sup> layer



#### 1) (MV) Multiplication

Output[0] =  $\Sigma_j$  Input[j]\*W[0,j] Output[1] =  $\Sigma_j$  Input[j]\*W[1,j]



• •

Output[1199] =  $\Sigma_{j}$  Input[j]\*W[1199,j]

#### 2) Activation(ReLU)


Output[0] = max(0, Output[0])

Output[1] = max(0, Output[1])

• • •

Output[1199] = max(0, Output[1199])

## Implementation Detail: 3<sup>rd</sup> layer



#### 1) (MV) Multiplication

Output[0] =  $\Sigma_j$  Input[j]\*W[0,j]

Output[1] =  $\Sigma_i$  Input[j]\*W[1,j]

• • •

Output[9] =  $\Sigma_i$  Input[j]\*W[9,j]

#### 2) Softmax

Output[0] = softmax(Output[0])


• • •

Output[9] = softmax(Output[9])


#### 3) Argmax

Prediction = argmax<sub>i</sub> (Output[i: 0~9])


### MLP Framework on FPGA




## MLP Framework on FPGA(1)




# MLP Framework on FPGA(2)



# MLP Framework on FPGA(3)




# MLP Framework on FPGA(4)



digit\_dnn.cpp

## MLP Framework on FPGA (5) Mat VecOp: Op




## MLP Framework on FPGA(6)

```
fpag_api.cpp
class FPGA
private:
    int fd ;
    float* data ;
    unsigned int* api ;
public:
                                                                                                                    FPGA API
    FPGA (off t data addr, off t api addr);
    ~FPGA();
    // return internal pointer for the data
    float* matrix(void);
                                                                                                    MY_IP
    float* vector(void);
                                                                                                                        Processing Element (PE)
                                                                                                                DOUT
    // perform matrix multiplication and return output array pointer
                                                                                                                            CTRL
                                                                                                        [32:0] REG[0:63]
                                                                                           PS
    const float* run();
                                                                                                       (BRAM inference)
                                                                                                                                            Float32
                                                                                                               OUT
                                                                                                                                           MUL+ACC
    // input vector size: M
                                                                                                                                           (DSP48 x 2,
    // matrix size: N by M
                                                                                                                                           delay=16)
    // output vector size: N
                                                                                                                         2-cyc
    // O = M * I
                                                                                                  BRAM
                                                                                                                         RESET
                                                                                M*V
                                                                                                INTERFACE N
                                                                                         TRUE DP
    void largeMV(const float* mat, const float* input,
                                                                                                                             DOUT
                                                                                                           FSM
                                                                                          BRAM
                                                                                                                 ADDR
        float* output, int M, int N);
                                                                                                                          [32:0] REG[0:63]
                                                                                                                  DIN
                                                                                                                          (BRAM inference)
};
                                                                                                     COUNTER
```


### Problem?

- Our board only supports 64 by 64 matrix-vector multiplication
  - We will use the FPGA board in the following sessions
- MLP requires 1200 by 1200 matrix-vector multiplication



### Solution

 Tiling: calculate the matrix-vector multiplication by splitting the matrix into small tiles which are supported by the accelerator




You should try different block size as follows: block size(M, V): (64, 64), (16, 16), (8, 16), (16, 8)

### Lab 2: Overview

#### Goal

- Implement matrix-vector(MV) multiplication in C++
  - By splitting the matrix into tiles(=block operation)
- Integrate MV multiplication into the pretrained model(MLP)
  - On MNIST



### Skeleton Code

```
- Makefile
- src
    - fpga_api.cpp
                      # IMPLEMENT THIS! (only MV multiplication)
    - digit_dnn.cpp # don't need to edit
   `- py lib.cpp # don't need to edit
- eval.py
                      # evaluate the pretrained model
                      # using MV multiplication that you implemented
- pretraiend_weights # MLP(784-1200-1200-10)
- include
- dataset
```

### Environment

- Server
  - Ubuntu 16.04, Python 2.7
  - No GPU
- How to connect a server
  - ssh <u>root@147.46.15.78</u> -p YOUR\_PORT
  - Password: YOUR\_PASSWORD
- For example:
  - YOUR\_PORT: 7000

```
| ssh root@147.46. -p7000 | root@147.46. | spassword: |
```

## Implement MV multiplication

Edit `src/fpga\_api.cpp`

[Note] Don't need to implement reshape(28x28->784) and activation functions such as ReLU, Softmax

## Download dataset and pretrained weights

```
root@833b6a966b05:/base# sh download.sh
--2019-03-10 04:41:47-- https://dl.dropbox.com/s/mdwy0kzf57nfl5f/t10k-images.idx3-ub
vte
Resolving dl.dropbox.com (dl.dropbox.com)... 162.125.80.6, 2620:100:6030:6::a27d:5006
Connecting to dl.dropbox.com (dl.dropbox.com)|162.125.80.6|:443... connected.
HTTP request sent, awaiting response... 302 FOUND
Location: https://dl.dropboxusercontent.com/s/mdwy0kzf57nfl5f/t10k-images.idx3-ubyte
[following]
--2019-03-10 04:41:48-- https://dl.dropboxusercontent.com/s/mdwy0kzf57nfl5f/t10k-ima
ges.idx3-ubyte
Resolving dl.dropboxusercontent.com (dl.dropboxusercontent.com)... 162.125.80.6, 2620
:100:6030:6::a27d:5006
Connecting to dl.dropboxusercontent.com (dl.dropboxusercontent.com)|162.125.80.6|:443
... connected.
HTTP request sent, awaiting response... 200 OK
```

## Build your MV multiplication

```
root@833b6a966b05:/base# make
protoc -I=./proto --cpp_out=./proto proto/caffe.proto
g++ -fPIC -std=c++11 -03 -I ./include -I./proto -o build/py_lib.o -c src/py_lib.cpp
g++ -fPIC -std=c++11 -03 -I ./include -I./proto -o build/caffe.pb.o -c proto/caffe.pb
.cc
g++ -fPIC -std=c++11 -03 -I ./include -I./proto -o build/digit_dnn.o -c src/digit_dnn
. cpp
g++ -fPIC -std=c++11 -03 -I ./include -I./proto -o build/fpga_api.o -c src/fpga_api.c
g++ -shared -o build/libpylib.so build/py_lib.o build/caffe.pb.o build/digit_dnn.o b
uild/fpga_api.o -lprotobuf
```

# Test MV multiplication on MNIST

```
root@833b6a966b05:/base# python eval.py
read dataset...
('images', (10000, 28, 28))
create network...
run test...
{'accuracy': 0.098,
 'avg_num_call': 627,
 'm_size': 64,
 'total_image': 10000,
 'total_time': 26.326011896133423,
 'v_size': 64}
```

### Homework

- Requirements
  - Result
    - Attach your codes(e.g., fpga\_api.cpp)
    - Attach your results on MNIST with [student\_number, name]
      - Block size(M, V): (64, 64), (16, 16), (8, 16), (16, 8)
      - How many times blockMV() is called?
      - Accuracy
      - Total time
  - Report
    - Explain MV multiplication that you implemented
    - In your own words
  - Result + Report to a .zip
- Upload the report on ETL individually
  - Due: 3/30(MON) 23:59
    - No Late Submission
  - Either in Korean or in English
  - # of pages does not matter
  - PDF only!!

run test...

'accuracy': 0.098,

'm\_size': 64,

'v\_size': 64}

'avg\_num\_call': 627,

'total\_image': 10000,

total\_time': 26.326011896133423,

2019-54321 홍동길