Practice 4

- How to use IP catalog & Synthesize

Computing Memory Architecture Lab.

Prototyping HW module


- ① Design your HW module
 - Verilog files

module my_fusedmult #(
 parameter BITWIDTH = 32
)

- ② Behavioral simulation
 - Run sim with tb
 - Functionality check




- 3 Synthesis
 - Compile into HW level
- 4 Implementation
 - Place
 - Route




How to use IP catalog

Using IP Catalog





Search IP

- Floating-point (for fp) / Multiply adder (for int)




Configuration






Generate customized floating point Multiply-Adder




Write source for top module






Result check with simulation



Tcl Console × Messages Log Reports


Q ★ ♦ | | □ □ □ □

Run Synthesis \blacksquare \Leftrightarrow \blacksquare \blacksquare \times \blacktriangleright \blacksquare \spadesuit Σ % % \bowtie \blacksquare 10 us \checkmark \blacksquare \blacksquare C SIMULATION - Behavioral Simulation - Functional - sim_1 - to ✓ PROJECT MANAGER ? _ 🗆 🖸 × tb_lab4.v × Untitled 4* × Settings QII 0 Q nodule thO: Add Sources Name Design U... Block Type Name Q | H | + | -> | X | F | F | X | // | F | Q ∨ 🖪 tb tb Verilog M... N M sin(31:0) ■ UUT floating_... VHDL En. reg [32-1:0] cin: module tb(); > ₩ cin[31:0] ✓ IP INTEGRATOR Create Block Design > IIII ree[31:0] reg [32-1:0] bin: reg [32-1:0] cin; > W if31:01 reg clk; wire [32-1:0] res; for(i=0: i<32: i=i+1) begin wire dvalid: Synthesis Completed ✓ RTI ANALYSIS > Open Elaborated Design I sunch the selected synthesis or implementation runs Project 'lab04' Synthesis successfully completed. stone & clk a solk: Next Launch directory: - Default Launch Directory .aresetn(-rst). n#(2++31); .s_axis_b_tvalid(1'b1), .s_axis_c_tvalid(1'b1), .s_axis_c_tvalid(1'b1), .s_axis_a_tdata(ain), Run Implementation Launch runs on local host: Number of jobs: 2 Open Synthesized Design Generate scripts only .s.exis_c_tdete(cin) a exis result tyalid (dwalid) View Reports Don't show this dialog again Don't show this dialog again Generate Bitstream .s_axis_a_tdata(ain). Cancel .s_axis_b_tdata(bin), .s_axis_c_tdata(cin), in axis result tyalid (dyalid) .m_axis_result_tdata (res)




Main Practice

Final Project Overview: Matrix Multiplication IP




Final Project Overview: Matrix Multiplication IP



Final Project Overview: Matrix Multiplication IP

- MLP is our application
 - Each layer is matrix-vector multiplication, e.g., 256x1024 matrix * 1024-d vector → 256-d vector
- ARM CPU runs the main function which calls your MV IP on PL
 - MV for 64x64 weight matrix * 64-entry input vector multiplication
- BRAM is used for data transfer between SW and HW

One layer in MLP (Software running on CPU)



Practice

1. [IP catalog] Implement following two blocks and synthesize them by using IP catalog of Vivado.

- ① Design 32 bit floating point Multiply-Adder (Tutorial)
 - Design your own test bench and show the wave form. (test at least 32 vectors)
 - Simulation, Synthesis
- ② Design 32 bit integer Multiply-Adder
 - Design your own test bench and show the wave form. (test at least 32 vectors)
 - Simulation, Synthesis

2. [Verilog] Implement adder array consists of 4 adders.

- Use for-generate statement.
- Use adder module (32 bit based) that you implemented last week.
- Design your own test bench and show the wave form (test 4 random vectors for each 'cmd').
- Simulation, Synthesis

Adder array

```
module adder_array (cmd, ain0, ain1, ain2, ai
n3, bin0, bin1, bin2, bin3, dout0, dout1, dou
t2, dout3, overflow);
  input [2:0] cmd;
  input [31:0] ain0, ain1, ain2, ain3;
  input [31:0] bin0, bin1, bin2, bin3;
  output [31:0] dout0, dout1, dout2, dout3;
  output [3:0] overflow;
   . . .
  assign {ain[0], ain[1], ain[2], ain[3]} =
{ain0, ain1, ain2, ain3};
   . . . .
endmodule
```

- cmd: operating mode
 - ==0, output port **dout0** shows **ain0+bin0**, and the others show 0.
 - ==1, output port *dout1* shows *ain1+bin1*, and the others show 0.
 - ==2, output port *dout2* shows *ain2+bin2*, and the others show 0.
 - ==3, output port *dout3* shows *ain3+bin3*, and the others show 0.
 - ==4, every output port show its own additi on result.
- ain: 1st operand
- **bin:** 2nd operand
- dout: add result
- overflow: ==1, if overflow is detected; = =0, otherwise. overflow[i] is overflow bit for douti (e.g., overflow[1] is overflow bit for dout1)

Homework

Requirements

- Result
 - Attach your project folder with all your Verilog codes (e.g., adder-array, test-bench, 32bit integer Multiply-Adder, 32bit floating point Multiply-Adder)
 - Attach your 32bit integer Multiply-Adder, 32bit floating point Multiply-Adder waveform(simulation result) with [student_number, name]
 - Test at least 32 vectors
 - Refer to Practice3 about Screenshot
 - Attach your Adder-array waveform(simulation result) with [student_number, name]
 - Test 4 random vectors for each "cmd"
 - Refer to Practice3 about Screenshot
- Report
 - Explain 32bit integer Multiply-Adder, 32bit floating point Multiply-Adder that you implemented
 - Explain Adder-array that you implemented
 - In your own words
 - Either in Korean or in English
 - # of pages does not matter
 - PDF only!!
- Result + Report to one .zip file
- Upload (.zip) file on ETL
 - Submit one (.zip) file
 - zip file name : [Lab04]name.zip (ex : [Lab04]홍길동.zip)
 - Due: 4/6(MON) 23:59
 - No Late Submission