Test-Bench

My_adder

```
`timescale ins / ips
                                              initial begin
                                               for(i=0; i<32; i=i+1) begin
module tb_add();
                                                 ain = \sup(2**31);
   parameter BITWIDTH = 32;
                                                 bin = $urandom%(2**31);
                                                 #10;
   //for my IP
                                               end
   reg [BITWIDTH-1:0] ain:
                                              end
   reg [BITWIDTH-1:0] bin:
   wire [BITWIDTH-1:0] dout;
                                             //my IP
   wire overflow;
                                              my_add #(BITWIDTH) MY_ADDER(
                                                  .ain(ain),
                                                  .bin(bin),
   //for test
    integer it
                                                  .dout(dout),
                                                  .overflow(overflow)
       //random test vector generation
                                          endmodule
```

My_mul

```
"timescale ins / ips
                                                initial begin
                                                  for(i=0; i<32; i=i+1) begin
module tb_mul();
                                                    ain = $urandom%(2**31);
    parameter BITWIDTH = 32;
                                                    bin = $urandom%(2**31);
                                                    #10;
    //for my IP
                                                  end
   reg [BITWIDTH-1:0] ain;
                                                end
   reg [BITWIDTH-1:0] bin:
   wire [2*BITWIDTH-1:0] dout;
                                                //my IP
                                                my_mul #(BITWIDTH) MY_MUL(
    //for test
                                                    .ain(ain),
    integer it
                                                    .bin(bin),
       //random test vector generation
                                                    .dout(dout)
                                                );
```

endmodule

My_fusedmult

```
'timescale ins / ips
                                              initial begin
module tb_fusedmult();
                                                  c1k<=0;
   parameter BITWIDTH = 32;
                                                  en<=0;
                                                  #30;
   //for my IP
                                                  en<=1;
   reg [BITWIDTH-1:0] ain;
                                                for(i=0; i<32; i=i+1) begin
   reg [BITWIDTH-1:0] bin;
                                                  ain = $urandom%(2**31);
   reg clk;
                                                  bin = $urandom%(2++31);
                                                  #10;
   reg en;
   wire [2+BITWIDTH-1:0] dout;
                                                end
                                              end
   //for test
                                              //my 1P
    integer i;
                                              my_fusedmult #(BITWIDTH) MY_MAC(
       //random test vector generation
                                                  .ain(ain),
                                                  .bin(bin),
                                                  .en(en),
                                                  .clk(clk),
                                                  .dout(dout)
                                              );
                                              always #5 clk = ~clk;
                                          endmodule
```