

# Practice 4

- How to use IP catalog & Synthesize


Computing Memory Architecture Lab.

# Prototyping HW module

- ① Design your HW module
  - Verilog files


```
module my_fusedmult #(
    parameter BITWIDTH = 32
)
```

- ② Behavioral simulation
  - Run sim with tb
  - Functionality check



- ③ Synthesis
  - Compile into HW level


- ④ Implementation
  - Place
  - Route



# How to use IP catalog

# Generating floating point Multiply-Adder

- Using IP Catalog



# Generating floating point Multiply-Adder

- Search IP
  - **Floating-point (for fp) / Multiply adder (for int)**

The screenshot shows the Vivado 2018.2 interface. The 'IP Catalog' window is open, displaying a search for 'float'. The search results are filtered to show the 'Floating-point' IP core. The 'Floating-point' core is highlighted, showing its details: Name: Floating-point, AXI4-Stream: AXI4-Stream, Status: Production, License: Included, and VLNV: xilinx.com:ip:floating\_point:7.1.

lab04 - | - Vivado 2018.2

File Edit Flow Tools Reports Window Layout View Help Q- Quick Access

Flow Navigator PROJECT MANAGER - lab04

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog

IP INTEGRATOR

- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION

- Run Simulation

RTL ANALYSIS

- Open Elaborated Design

Sources

- Design Sources
- Constraints
- Simulation Sources
  - sim\_1

Project Summary IP Catalog


Cores | Interfaces

Q- float

Name	AXI4	Status	License	VLNV
Vivado Repository				
Math Functions				
Floating Point				
Floating-point	AXI4-Stream	Production	Included	xilinx.com:ip:floating_point:7.1

# Generating floating point Multiply-Adder

## ■ Configuration



# Generating floating point Multiply-Adder

## ■ Configuration

The image shows the Xilinx IP configuration tool for a floating-point MAC (Multiplier-Adder). The main window is titled "Customize IP" and shows the "Floating-point (7.1)" component. The "Interface Options" tab is selected, and the "Flow Control" dropdown is set to "NonBlocking". The "Latency and Rate Configuration" section is highlighted with a green box, showing "Use Maximum Latency" checked, "Latency" set to 16, and "Cycles/operation" set to 1. The "Control Signals" section shows "ARESETn (active low)" checked. The "Optional Output Fields" section shows "UNDERFLOW", "OVERFLOW", and "INVALID OP" checked. The "Channel" table is also visible.

The "Generate Output Products" dialog is open on the right, showing the following output products will be generated:

- floating\_point\_MAC.xci (OOC per IP)
- Instantiation Template
- Synthesized Checkpoint (.dcp)
- Structural Simulation
- C Simulation
- Test Bench
- Change Log


The "Synthesis Options" section shows "Global" selected. The "Run Settings" section shows "Number of jobs" set to 2. The "Generate" button is highlighted with a red box.

The "Customize IP" window shows the "Floating-point (7.1)" component. The "Interface Options" tab is selected. The "Flow Control" dropdown is set to "NonBlocking". The "Latency and Rate Configuration" section is highlighted with a green box, showing "Use Maximum Latency" checked, "Latency" set to 16, and "Cycles/operation" set to 1. The "Control Signals" section shows "ARESETn (active low)" checked. The "Optional Output Fields" section shows "UNDERFLOW", "OVERFLOW", and "INVALID OP" checked. The "Channel" table is also visible.

Channel	Has TLAST	Has TUSER	TUSER Width (Range: 1..256)
A	<input type="checkbox"/>	<input type="checkbox"/>	1
B	<input type="checkbox"/>	<input type="checkbox"/>	1
C	<input type="checkbox"/>	<input type="checkbox"/>	1
OPERATION	<input type="checkbox"/>	<input type="checkbox"/>	1

# Generating floating point Multiply-Adder



- Generate customized floating point Multiply-Adder






# Generating floating point Multiply-Adder

- Write source for top module




# Generating floating point Multiply-Adder

- Result check with simulation




# Generating floating point Multiply-Adder

## ■ Run Synthesis




# Generating floating point Multiply-Adder

- Implementation
  - Place & Route




# Main Practice

# Final Project Overview: Matrix Multiplication IP



# Final Project Overview: Matrix Multiplication IP

W5




# Final Project Overview: Matrix Multiplication IP

- MLP is our application
  - Each layer is matrix-vector multiplication, e.g.,  $256 \times 1024$  matrix \* 1024-d vector  $\rightarrow$  256-d vector
- ARM CPU runs the main function which calls your MV IP on PL
  - MV for  $64 \times 64$  weight matrix \* 64-entry input vector multiplication
- BRAM is used for data transfer between SW and HW

## One layer in MLP (Software running on CPU)

```
for(j=0; j<1024; j+=8) {  
    for(i=0; i<256; i+=8) {  
        MV function on Hardware  
        Output[i] += Input[j]*W[i,j] + Input[j+1]*W[i,j+1] + ...  
        Output[i+1] += Input[j]*W[i+1,j] + Input[j+1]*W[i+1,j+1] + ...  
        ...  
        Output[i+7] += Input[j]*W[i+7,j] + Input[j+1]*W[i+7,j+1] + ...  
    }  
}
```

**Fused multiply**





# Practice

---

## 1. [IP catalog] Implement following two blocks and synthesize them by using IP catalog of Vivado.

- ① Design 32 bit floating point **Multiply-Adder** (Tutorial)
  - Design your own test bench and show the wave form. (test at least 32 vectors)
  - Simulation, Synthesis
- ② Design 32 bit integer **Multiply-Adder**
  - Design your own test bench and show the wave form. (test at least 32 vectors)
  - Simulation, Synthesis

## 2. [Verilog] Implement adder array consists of 4 adders.

- Use for-generate statement.
- Use adder module (32 bit based) that you implemented last week.
- Design your own test bench and show the wave form (test 4 random vectors for each 'cmd').
- Simulation, Synthesis

# Adder array

```
module adder_array (cmd, ain0, ain1, ain2, ain3, bin0, bin1, bin2, bin3, dout0, dout1, dout2, dout3, overflow);
    input [2:0] cmd;
    input [31:0] ain0, ain1, ain2, ain3;
    input [31:0] bin0, bin1, bin2, bin3;
    output [31:0] dout0, dout1, dout2, dout3;
    output [3:0] overflow;
    . . .
    assign {ain[0], ain[1], ain[2], ain[3]} = {ain0, ain1, ain2, ain3};
    . . .
endmodule
```

- **cmd**: operating mode
  - ==0, output port **dout0** shows **ain0+bin0**, and the others show 0.
  - ==1, output port **dout1** shows **ain1+bin1**, and the others show 0.
  - ==2, output port **dout2** shows **ain2+bin2**, and the others show 0.
  - ==3, output port **dout3** shows **ain3+bin3**, and the others show 0.
  - ==4, every output port show its own addition result.
- **ain**: 1<sup>st</sup> operand
- **bin**: 2<sup>nd</sup> operand
- **dout**: **add** result
- **overflow**: ==1, if overflow is detected; ==0, otherwise. **overflow[i]** is overflow bit for **dout<sub>i</sub>** (e.g., **overflow[1]** is overflow bit for **dout1**)

# Homework

---

## ■ Requirements

### - Result

- Attach your project folder with all your Verilog codes (e.g., adder-array, test-bench, 32bit integer Multiply-Adder, 32bit floating point Multiply-Adder)
- Attach your 32bit integer Multiply-Adder, 32bit floating point Multiply-Adder waveform(simulation result) with [student\_number, name]
  - Test at least 32 vectors
  - Refer to Practice3 about Screenshot
- Attach your Adder-array waveform(simulation result) with [student\_number, name]
  - Test 4 random vectors for each "cmd"
  - Refer to Practice3 about Screenshot

### - Report

- Explain 32bit integer Multiply-Adder, 32bit floating point Multiply-Adder that you implemented
- Explain Adder-array that you implemented
- In your own words
- Either in Korean or in English
- # of pages does not matter
- **PDF only!!**

### - **Result + Report to one .zip file**

## ■ Upload (.zip) file on ETL

- Submit one (.zip) file
  - zip file name : [Lab04]name.zip (ex : [Lab04]홍길동.zip)
- Due: 4/6(MON) 23:59
  - **No Late Submission**