Signetics

27C64A 64K CMOS UV Erasable PROM (8K×8)

Product Specification

Military Application Specific Products

DESCRIPTION

The Signetics 27C64A CMOS EPROM is 64K-Bit 5V only memory organized as 8192 words of 8 bits, employing advanced CMOS circuitry for systems requiring high-power, high performance speeds and immunity to noise

The 27C64A has a non-multiplexed addressing interface and is pln compatible with the standard 2764.

The 27C64A achieves both high performance (200ns access time) and low power consumption (10mA active current maximum, CMOS inputs) making it ideal for high performance portable equipment.


The highest degree of protection against latch-up is achieved through EPI (Epitaxial) processing. Prevention of latch-up is provided for stresses up to 100mA on address and data pins for -1V to Vcc + 1V.

The 27C64A is programmed with standard EPROM programmers and the intelligent programming algorithm may be utilized.

FEATURES

- CMOS microcontroller and microprocessor compatible
 - Universal 28- and 32-Pin memory site, 2-line control
- Low power consumption
 - 10mA maximum active current
 - 100µA maximum standby current
- Noise immunity features
 - ±10% supply voltage
 - Maximum latch-up immunity through epitaxial processing
- Fast, reliable intelligent programming
- Programs in under one minute
- 12.5Vpp


CERDIP PIN CONFIGURATION



PIN NAMES

A ₀ - A ₁₂	Addresses
O ₀ - O ₇	Outputs
ŌE	Output Enable
CE	Chip Enable
PGM	Program Strobe
NC	No connect
GND	Ground
Vpp	Program Voltage
Vcc	Power Supply

LLCC PIN CONFIGURATION



Signetics Military Application Specific Products


T-46-13-29

Product Specification

64K CMOS UV Erasable PROM (8K×8)

27C64A

BLOCK DIAGRAM



ORDERING INFORMATION

PACKAGES	ORDER CODE								
	150ns	200ns	250ns	350ns					
28-Pin Ceramic DIP w/Quartz Window	27C64A/BXA-15	27C64A/BXA-20	27C64A/BXA-25	27C64A/BXA-35					
28-Pin Ceramic DIP w/o Quartz Window ¹	27C64A/BXA-15 OT	27C64A/BXA-20 OT	27C64A/BXA-25 OT	27C64A/BXA-35 OT					
32-Pin Rectangular LLCC w/Quartz Window	27C64A/BUA-15	27C64A/BUA-20	27C64A/BUA-25	27C64A/BUA-35					

ABSOLUTE MAXIMUM RATINGS²

SYMBOL	PARAMETER	RATING	UNIT
Tsta	Storage temperature range	-65 to +125	°C
V _I , V _O	Voltage on any pin with respect to ground	-2.0 to V _{CC} +7V	V
VI	Voltage on CE pin with respect to ground	-2.0 to +13.5	v
Vpp	Supply voltage with respect to ground during programming	-2.0 to 14.0	V
Tc	Operating temperature during read	-55 to +125	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	TEST CONDITIONS		UNIT		
	<u> </u>		Min	Nom	Max	
Vcc	Supply voltage		4.5	5.0	5.5	v
Λ ^{IH} 3	High-level input voltage		2.0		V _{CC} + 0.59	v
Λ ^{IH} 3	High-level input voltage CMOS	V _{PP} = V _{CC}	V _{CC} - 0.2		V _{CC} + 0.2 ⁹	v
V _{IL} 3	Low-level input voltage	V _{PP} = V _{CC}	-0.5 ⁹		0.8	v
VIL ³	Low-level input voltage CMOS	V _{PP} = V _{CC}	-0.29		0,2	v
loн	High-level output current				-400	Aμ
loL	Low-level output current				2.1	mA
V _{PP}	V _{PP} read voltage ⁸		Vcc - 0.7	h	Vcc	
TA	Operating temperature range	************	-55	 -	+125	°C

T-46-13-29

Product Specification

64K CMOS UV Erasable PROM (8K×8)

27C64A

FI FCTRICAL CHARACTERISTICS -55 °C < To < + 125°C, Voc = 5V ± 10%

SYMBOL	PARAMETER	TEST CONDITIONS	27C64	A-15, -	20, -25	2	7C64A-	35	UNIT
01	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		Min	Typ ⁴	Max	Min	Typ ⁴	Max	
1 ын	Input leakage current	V _I = V _{CC} = Max		0.01	+1.0		0.01	+1.0	μΑ
l _L g_	•	V _i = 0.0V			-1.0			-1.0	
loih	Output leakage current	V _I = V _{CC} = Max		0.01	+1.0		0.01	+1.0	μА
loir.		V _I = 0.0V			-1.0			-1.0	
lcc ^{5,7} TTL	Operating supply current TTL inputs	CE = OE - V _{IL} V _{PP} = V _{CC} O ₀₋₇ = 0mA			30,0			25.0	mA
Icc ^{6,7} CMOS	Operating supply current	CE = OE - V _{IL} V _{PP} = V _{CC} = Max O ₀₋₇ = 0mA			10.0			10.0	mA
I _{SB} 6 TTL	Standby supply current TTL inputs	CE = V _{IH} V _{CC} = Max			1.0			1.0	mA
I _{SB} ^{5,6} CMOS	Standby supply current CMOS inputs	CE = V _{CC} = Max			100.0			140.0	μА
[pp ⁷	Vpp read current	V _{PP} = V _{CC} = Max			100.0			100.0	μΑ
Vil. Vil.	Input Low voltage (TTL) Input Low voltage (CMOS)	V _{PP} = V _{CC} = Max V _{PP} = V _{CC} = Max	-0.5 ¹⁰ -0.2 ¹⁰		+0.8 +0.2	-0.5 ¹⁰ -0.2 ¹⁰		+0.8 +0.2	V
V _H	Input High voltage	V _{PP} = V _{CC} = Min	2.0		V _{CC} + 0.5 ¹⁰	2.0		V _{CC} + 0.5 ¹⁰	٧
VH	Input High voltage (CMOS)	V _{PP} = V _{CC} = Min	V _{CC} - 0.2		V _{CC} + 0.2 ¹⁰	V _{CC} - 0.2	<u> </u>	V _{CC} + 0.2 ¹⁰	٧
Vol	Output Low voltage	I _{OL} = Max, V _{CC} = Min		<u>L</u>	0.45		<u> </u>	0.45	٧
VoH	Output High voltage	I _{OH} = Max, V _{CC} = Min	2.4	L		2.4	<u> </u>		V
los ⁸	Output short-circuit current	V _{CC} = Max			-100.0		<u> </u>	-100.0	mA

CAPACITANCE TA = 25°C, f = 1.0MHz10

SYMBOL	PARAMETER	TEST CONDITIONS	MAX	UNIT
Cı	Address/control capacitance	V ₁ = 0V	6	ρF
Co	Output capacitance	V _O = 0V	12	pF

READ MODES

			P	INS	
MODE	CE (20)	OE (22)	PGM (27)	V _{PP} (1)	OUTPUTS (11-13, 15-19)
Read Output disable Standby	VIL VIL VIH	XIZ A ^{IH} A ^{IF}	XIII VIH VIH	V _{CC} V _{CC} V _{CC}	D _O Hi-Z Hi-Z

READ MODE

The 27C64A has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable (CE) is the power control and should be used for device selection. Output Enable (OE) is the output control and should be used to gate data from the output pins. Assuming that addresses are stable, the address access time (tACC) is equal to the delay from CE to output (tCE). Data is available at the outputs after a delay of toe from the falling edge of OE, assuming that CE has been low and addresses have been stable for at least tACC -toe.

STANDBY MODE

The 27C64A has a Standby mode which reduces the maximum V_{CC} current to 100µA. The device is placed in the Standby mode when $\overline{\text{CE}}$ pin is in the High state. When in the Standby mode, the outputs are in a high-impedance state, independent of the OE input.

T-46-13-29

Product Specification

64K CMOS UV Erasable PROM (8K×8)

27C64A

READ OPERATION - AC CHARACTERISTICS -55 °C ≤T₀≤+ 125°C, 4.5V ≤ V_{CC} ≤ 5.5V

VERSIONS		27C64A-15		27C64A-20		27C64A-25		27C64A-35		UNIT
SYMBOL	CHARACTERISTIC ¹¹	Min	Max	Min	Max	Min	Max	Min	Max	
tacc	Address to output delay		150		200		250		350	ńs
℃ E	CE to output delay		150		200		250		350	ns
toe	OE to output delay		65		75		100		120	ns
top ¹⁰	OE or CE High to output Hi-Z		40		55		55	<u> </u>	75	ns
toH ¹⁰	Output hold from addresses, CE or OE change - whichever is first	0		0		0		0		ns

ERASURE CHARACTERISTICS


The recommended erasure procedure for the 27C64A is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (\mathring{A} -). The integrated dose (i.e., UV intensity x exposure time) for erasure should be a minimum of 15Wsec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12,000 μ W/cm² power rating. The 27C64A should be placed within one inch of the lamp tubes during

erasure. The maximum integrated dose a 27C64A can be exposed to without damage is 7258µW/cm² (1 week @ 12,000Wsec/cm²). Exposure of these CMOS EPROMs to high intensity UV light for longer periods may cause permanent damage.


The erasure characteristics of the 27C64A are such that erasure begins to occur upon exposure to light with wavelengths shorter than approximately 4000 Angstroms ($\frac{1}{4}$). It should be noted that sunlight and certain types of fluores-

cent lamps have wavelengths in the 3000-4000 Å range. Data shows that constant exposure to room level fluorescent lighting could erase the typical 27C64A in approximately three years, while it would take approximately one week to cause erasure when exposed to direct sunlight. If the 27C64A is to be exposed to these types of lighting conditions for extended periods of time, opaque labels should be placed over the window to prevent unintentional erasure.

AC TESTING LOAD CIRCUIT



AC WAVEFORMS



PROGRAMMING MODES

PINS									
MODES	CE (20)	OE (22)	PGM (27)	A ₉ (24)	A ₀ (10)	V _{PP} (1)	V _{CC} (28)	OUTPUTS (11-13, 15-19)	
Intelligent programming	VL	VH	VL	X12	X12	Vpp	6,0V ¹⁵	D ₁	
Program verify	VIH	V _{IL}	V _{IH}	X12	X12	V _{PP}	6.0V ¹⁵	Do	
Program inhibit	VIH	VH	X	X12	X12	Vpp	6.0V ¹⁵	Hi-Z	
Intelligent identifier-manufacturer14	V _L	VIL	VIL	V _H 13	V _{IL}	Vcc	Vcc	15H	
Intelligent identifier ¹⁴	V _L	VIL	V _L	VH13	ViH	Vcc	Vcc	ОВН	

Product Specification

64K CMOS UV Erasable PROM (8K×8)

27C64A

CMOS NOISE CHARACTERISTICS

Special epitaxial processing techniques have enabled Signetics to build CMOS with features adding to system reliability. These include Input/Output protection to latch-up. Each of the data and address pins will not latch-up with currents up to 100mA and voltages from -1V to Vcc + 1V.

Additionally, the V_{PP} (Programming) pin is designed to resist latch-up to the 14V maximum device limit.

PROGRAMMING

Caution: Exceeding 14.0V on V_{PP} pin may permanently damage the 27C64A.

Initially, and after each erasure, all bits of the 27C84A are in the "1" state. Data is introduced by selectively programming "0" into the desired bit locations. Although only "0" will be programmed, both "1" and "0" can be present in the data word. The only way to change an "0" to a "1" is by ultraviolet light erasure.

The 27C64A is in the programming mode when the V_{PP} input is at 12.5V and CE is at TTL-low. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

INTELLIGENT PROGRAMMING ALGORITHM

The 27C64A intelligent programming algorithms rapidly program Signetics CMOS EPROMs using an efficient and reliable method particularly suited to the production programming environment. Typical programming times for individual devices are on the order of five minutes. Actual programming times may vary due to differences in programming equipment.

Programming reliability is also ensured as the incremental program margin of each byte is continually monitored to determine when it has been successfully programmed. A flow-chart of the 27C64A intelligent program algorithm is shown in Figure 2.

The intelligent programming algorithm utilizes two different pulse types: initial and overprogram. The duration of the initial PGM pulse(s) is 1ms, which will then be followed by a longer overprogram pulse of length 3Xms. X is a duration counter and is equal to the number of the initial 1ms pulses applied to a particular 27C64A location, before a correct verify occurs. Up to 25 1ms pulses per byte are provided for before the overprogram is applied.

The entire sequence of program pulses and byte verifications is performed at $V_{CC} = 6.0V$ and $V_{PP} = 12.5V$.

When the intelligent programming cycle has been completed, all bytes should be compared to the original data with $V_{CC}=5.0V$.

PROGRAM INHIBIT

Programming of multiple 27C64A EPROMs in parallel with different data is easily accomplished by using the Program Inhibit mode. A

high-level CE input inhibits other 27C64A EPROMs from being programmed.

Except for CE, all inputs of the parallel 27C64A's may be common. A TTL low-level pulse applied to the PGM and CE input with Vpp at 12.5V will program the selected 27C64A.

VERIFY

A verify (read) should be performed on the programmed bits to determine that they have been correctly programmed. The verify is performed with \overline{OE} and \overline{CE} at V_{IL} and \overline{PGM} at V_{IH} . Data should be verified a minimum of T_{OEV} after the falling edge of \overline{OE} .

INTELLIGENT IDENTIFIER MODE

The intelligent identifier mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C \pm 5°C ambient temperature range that is required when programming the 27C64A.

To activate this mode the programming equipment must force 11.5V to 12.5V on address line A_9 of the 27C64A. Two bytes may then be sequenced from the device outputs by toggling address line A_0 from V_{IL} to V_{IH} . All other address lines must be held at V_{IL} during intelligent identifier mode.

INTELLIGENT PROGRAMMING ALGORITHM DC PROGRAMMING CHARACTERISTICS

 $T_A = 25^{\circ}C \pm 5^{\circ}C$, $V_{CC} = 6.0V \pm 0.25V$, $V_{PP} = 12.5V \pm 0.5V$

SYMBOL	PARAMETER	TEST CONDITIONS	LII	UNIT	
			Min	Max	
lı	Input current (all inputs)	VIN = VIL or VIH		1.0	μΑ
ViL	Input low level (all inputs		-0.1	0.8	٧
VIH	Input High level		2.0	V _{CC} + 0.5	٧.
Vol	Output Low voltage during verify	I _{OL} = 2.1mA		0.45	٧
VoH	Output High voltage during verify	I _{OH} = -2.5mA	3.5		٧
lccz	V _{CC} supply current	O ₀ - O ₇ = 0mA		30	mA
I _{PP2}	V _{PP} supply current (program)	CE = ViL		30	mA

Signetics Military Application Specific Products

64K CMOS UV Erasable PROM (8K×8)

27C64A

AC PROGRAMMING CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS18		UNIT		
			Min	Тур	Max	
ICE8	CE setup time		2			μs
tas	Address setup time		2			μs
toes	OE setup time		2			μs
tos	Data setup time		2			μs
t _{AH}	Address hold time		0			μs
^t on	Data hold time		2			μs
t _{OFP} 19	OE High to output float delay		0		130	μs
typs	V _{PP} setup time		2			μs
tycs	V _{CC} setup time		2			μs
t _{PW}	PGM Initial program pulse width	(See note 17)	0.95	1,0	1.05	ms
topw	PGM overprogram pulse width	(See note 18)	2.85		78.75	ms
t _{OE}	Data valid from OE				150	ns

NOTES:

- Erase characteristics do not apply for one time programming (OT).
 Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification. and functional operation of the device at these or any other conditions above those indicated in the operational section is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 3. Minimum DC Input voltage is -0.5V. During transitions, the inputs may undershoot to -2.0V for periods less than 20ns.

 4. Typical limits are at V_{CC} = 5V, T_A = + 25°C.

 5. TTL inputs: spec V_L, V_H levels;

 CMOS inputs: GND ± 0.2V to V_{CC} ± 0.2V.

 6. CE is V_{CC} ± 0.2V. All other inputs can have any value within spec.

 7. Maximum active power usage is the sum I_{PP} + I_{CC}.

 8. Output shorted for no more than one second. No more than one output shorted at a time.

 9. V_{CC} may be one diode voltage drop below V_{CC}. It may be consected discettly to V.

- V_{PP} may be one diode voltage drop below $V_{\text{CC}}.$ It may be connected directly to $V_{\text{CC}}.$
- 10. Guaranteed, but not tested.
- 11. AC characteristics tested at V_{iH} = 2.4V and V_{iL} = 0.45V. Timing measurements made at V_{OL} = 0.8V and V_{OH} = 2.0V.
- 12. X can be V_{IL} or V_{IH} . 13. V_{H} = 12.0V \pm 0.5V.
- 14. A₁ A₈, A₁₀ A₁₂ = V_{IL}. 15. V_{CC} = 6.0V ± 0.25V. 16. AC Conditions of Test;

- Input Rise and Fall Times (100% to 90%): 20ns
- Input Pulse Levels: 0.45V to 2.4V

- Input Timing Reference Level: 0.8V to 2.0V
 Output Timing Reference Level: 0.8V to 2.0V
 17. Initial Program Pulse width tolerance is 1msec ± 5%.
- 18. The length of the overprogram pulse may vary from 2.85msec to 78.75msec as a function of the iteration counter value X.


 19. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven (see Timing Diagram).

T-46-13-29

Product Specification

64K CMOS UV Erasable PROM (8K×8)

27C64A



Signetics Military Application Specific Products

Product Specification

64K CMOS UV Erasable PROM (8K×8)

27C64A

T-46-13-29




Figure 3. intelligent Programming Waveform