


Regular circuit in $\{CX, U3\}$

Logical-level optimization,
Rebase to $\{Can, U3\}$



F: Front layer

L: Last mapped layer

D: Wire durations

