

# Introduction to GPU programming using CUDA

Dr. Ezhilmathi Krishnasamy



March 27, 2023

# Outline

- 1 Introduction
- 2 GPU Architecture
- 3 Compute capabilities
- 4 CUDA Threads
- 5 Important CUDA APIs
- 6 Latest Nvidia GPU Architectures
- 7 CUDA qualifiers
- 8 Simple Programming - Hello World
- 9 Vector Addition
- 10 Matrix Multiplication
- 11 Unified Memory
- 12 Advanced Topics
- 13 Further Information and Resources

# Important differences between CPU and GPU

- GPU has many cores compared to CPU
- But on the other hand, the CPU's frequency is higher than the GPU. That makes the CPU faster in computing compared to GPU
  - Intel® Core™ i7-10700K Processor base frequency is **3.80 GHz**, whereas, Nvidia Ampere has **0.765 GHz**
  - The higher the frequency, the faster the processor can do the computation




Source:Nvidia: CUDA programming

# Important differences between CPU and GPU



- However, GPU can handle many threads in parallel, which can process many data in parallel
- In the GPU, cores are grouped into GPU Processing Clusters (GPCs), and each GPC has its own Streaming Multiprocessors (SMs) and Texture Processor Clusters (TPCs)
- Nvidia (microarchitecture): Tesla (2006), Fermi (2010), Kepler (2012), Maxwell (2014), [Pascal \(2016\)](#), [Volta \(2017\)](#), [Turing \(2018\)](#), [Ampere \(2020\)](#), Ada Lovelace (2022), and [Hopper \(2022\)](#)
- Video Link: [Mythbusters Demo GPU versus CPU](#)

# Nvidia GPU

Accelerator/Co-Processor System Share



Accelerator/Co-Processor Performance Share



- CUDA is a low-level programming model for Nvidia GPUs

Source: <https://www.top500.org>

- HIP is a low-level programming model for AMD GPUs.

## Info

HIP is similar to CUDA; therefore, knowing CUDA is an advantage for (both Nvidia and AMD GPUs)

# Top 5 systems

Rank	System	Cores	Rmax (PFlop/s)	Rpeak (PFlop/s)	Power (kW)
1	<b>Frontier</b> - HPE Cray EX235a, AMD Optimized 3rd Generation EPYC 64C 2GHz, AMD Instinct MI250X, Slingshot-11, <b>HPE</b> DOE/SC/Oak Ridge National Laboratory United States	8,730,112	1,102.00	1,685.65	21,100
2	<b>Supercomputer Fugaku</b> - Supercomputer Fugaku, A64FX 48C 2.2GHz, Tofu interconnect D, <b>Fujitsu</b> RIKEN Center for Computational Science Japan	7,630,848	442.01	537.21	29,899
3	<b>LUMI</b> - HPE Cray EX235a, AMD Optimized 3rd Generation EPYC 64C 2GHz, AMD Instinct MI250X, Slingshot-11, <b>HPE</b> EuroHPC/CSC Finland	2,220,288	309.10	428.70	6,016
4	<b>Leonardo</b> - BullSequana XH2000, Xeon Platinum 8358 32C 2.6GHz, NVIDIA A100 SXM4 64 GB, Quad-rail NVIDIA HDR100 Infiniband, <b>Atos</b> EuroHPC/CINECA Italy	1,463,616	174.70	255.75	5,610
5	<b>Summit</b> - IBM Power System AC922, IBM POWER9 22C 3.07GHz, NVIDIA Volta GV100, Dual-rail Mellanox EDR Infiniband, <b>IBM</b> DOE/SC/Oak Ridge National Laboratory United States	2,414,592	148.60	200.79	10,096


Source:<https://www.top500.org>




# Serial programming vs parallel programming

- Serial programming
  - An entire problem can be divided into discrete series of instructions
  - All the instructions are executed one by one
  - Executed by single thread or processor
  - Only one instruction can be executed at the same time
- Parallel programming
  - An entire problem can be divided into discrete parts in such a way that it can be solved concurrently
  - Each part may have a set of instructions
  - Each part instructions are executed on a different thread/processor
  - Since it is parallel execution, a target problem needs to be controlled/coordinated
- CPU, GPU, and other parallel processors can perform the parallel computing

# Serial programming vs parallel programming




Serial computing generic example




Serial computing example of processing payroll

Source:HPC LLNL






Parallel computing generic example



Parallel computing example of processing payroll

# GPU architecture


- Computer architecture is characterized by 4 according to Flynn's taxonomy
  - Single instruction stream, single data stream (SISD)
  - Single instruction stream, multiple data streams (SIMD)
  - Multiple instruction streams, single data stream (MISD)
  - Multiple instruction streams, multiple data streams (MIMD)



- GPUs are based on Single Instruction Multiple Threads (SIMT)

# GPU architecture



- Ampere GPU had seven GPCs, 42 TPCs, and 84 SMs.
- Volta GPU has six GPCs; each GPC has seven TPCs (each including two SMs), and 14 SMs.
- Each SMs has L1 cache (up to 128 KB), and L2 (up to 6144 KB) cache is shared between the GPCs.
- RT (Ray Tracing) cores dedicated to doing the ray-tracing rendering math computation.
- Tensor Cores: provides the speedups for AI neural network training computation.



Source: [Nvidia: deep learning](#)

# GPU architecture

- SIMD enables programmers to achieve thread-level parallelism in streaming multiprocessors (SMs)
- The multiprocessor **occupancy** is the ratio of active warps to the maximum number of warps supported on the GPU's multiprocessor
- SMs in the GPU are based on the scalable array multi-thread, which allows grid and thread blocks of 1D, 2D, and 3D data
- Programmers can write the grid and block size to create a thread when executing the device kernel; this thread block is typically called as **Cooperative Thread Array (CTA)**
- A parallel execution is happening in the SMs via **warps**, and one warp contains **32 threads**



Source:Nvidia: Parallel Thread Executio

# Usage of computing capabilities in different Nvidia GPU architecture

Compute capability (flag)	Architecture support
sm_35, and sm_37	Basic features <ul style="list-style-type: none"><li>+ Kepler support</li><li>+ Unified memory programming</li><li>+ Dynamic parallelism support</li></ul>
sm_50, sm_52 and sm_53	+ Maxwell support
sm_60, sm_61, and sm_62	+ Pascal support
sm_70 and sm_72	+ Volta support
sm_75	+ Turing support
sm_80, sm_86 and sm_87	+ NVIDIA Ampere GPU architecture support

Further information can be referred to [Technical Specifications per Compute Capability](#).

## Info

During the compilation, the compute capability is invoked as `-arch=sm_70`

# Thread organization

- Threads are organized within Grids and Blocks. These Grids and Blocks can be in 1D, 2D or 3D. And these are declared as `dim3`
- Example: 2D grid and thread block



```
// two dimensional grid  
dim3 Grid(3, 2, 1)  
// two dimensional thread block  
dim3 Block(3, 2, 1)
```

- Example: 1D grid and thread block

```
// one dimensional grid  
dim3 Grid(4096, 1, 1)  
// one dimensional thread block  
dim3 Block(256, 1, 1)
```

- Example: calling thread block in the main program


```
// calling a c/c++ function  
void hello_world();  
//calling cuda device function  
hello_world<<<Grid, Block>>>();
```



Source:Nvidia: CUDA programming

# Thread Organization


- Cooperative Thread Arrays
- Cluster of Cooperative Thread Arrays
- Grid of Clusters



# Thread organization

- Dimension variables:
  - gridDim** specifies the number of blocks in the grid
  - blockDim** specifies the number of threads in each block

- Index variables:
  - blockIdx** gives the index of the block in the grid
  - threadIdx** gives the index of the thread within the block



# CUDA API

- `cudaMalloc()` allocates device memory
- `cudaMemcpy()` transfers data to or from a device
- `cudaFree()` frees device memory that is no longer in use
- `_syncthreads()` *synchronizes threads within a block*
- `cudaDeviceSynchronize()` effectively synchronizes all threads in a grid
- `cudaMallocManaged()` for allocating unified memory
- Memory Allocation and Lifetime

	<b>cudaMalloc() on Host</b>	<b>cudaMalloc() on Device</b>
<code>cudaFree()</code> on Host	Supported	Not Supported
<code>cudaFree()</code> on Device	Not Supported	Supported
Allocation limit	Free device memory	<code>cudaLimitMallocHeapSize</code>

# Major comparison between Turing vs Ampere

Graphics Card	GeForce RTX 2080 Founders Edition	GeForce RTX 3080 10GB Founders Edition
GPU Codename	TU104	GA102
<b>GPU Architecture</b>	<b>Nvidia Turing</b>	<b>Nvidia Ampere</b>
GPCs	6	6
TPCs	23	34
SMs	46	68
CUDA Cores / SM	64	128
CUDA Cores / GPU	2944	8704
Tensor Cores / SM	8 (2nd Gen)	4 (3rd Gen)
Tensor Cores / GPU	368	272 (3rd Gen)
RT cores	46 (1st Gen)	68 (2nd Gen)

Source:Nvidia Ampere

# Compute capabilities for latest Nvidia GPUs

Data Center GPU	Nvidia V100	Nvidia A100	Nvidia H100
GPU architecture	Nvidia Volta	Nvidia Ampere	Nvidia Hopper
Compute Capability	7	8	9
Thread / Warp	32	32	32
Max Warps / SM	64	64	64
Max Threads / SM	2048	2048	2048
Max Thread Blocks (CTAs) / SM	32	32	32
Max Threads Blocks / Thread Block Clusters	NA	NA	NA
Max 32-bit Registers / SM	65536	65536	65536
Max Registers / Thread Block	65536	65536	65536
Max Registers / Thread	255	255	255
Max Thread Block Size (#of threads)	1024	1024	1024
FP32 Cores / SM	64	64	64
Ratio of SM Registers to FP32 Cores	1024	1024	1024
Shared Memory Size / SM	Configurable up to 96 KB	Configurable up to 164 KB	Configurable up to 228 KB

Source:Nvidia H100

# CUDA function qualifiers

Qualifier	Description
<code>--device--</code>	These functions are executed only from the device and callable only from device
<code>--global--</code>	These functions are executed from the device, and it can be callable from the host and device (only for compute capabilities 3.2 or higher)
<code>--host--</code>	These functions are executed from a host, and callable only from the host
<code>--noninline--</code> <code>--forceinline--</code>	Compiler directives instruct the functions to be inline or not inline

An inline function is explained in detail [here](#).

# CUDA variable memory space specifiers

<b>Variable</b>	<b>Memory</b>	<b>Scope</b>	<b>Lifetime</b>
<code>__device__</code>	Global	Grid (entire grid of thread blocks)	Application
<code>__constant__</code>	Constant	Grid (entire grid of thread blocks)	Application
<code>__shared__</code>	Shared	Block (within a thread block)	Block

# Hello world

- Run a part or entire application on the GPU
- Call `cuda_function` on device
- It should be called using function qualifier `__global__`
- Calling the device function on the main program:
  - C/C++ example, `c_function()`
  - CUDA example, `cuda_function<<1,1>>()` (just using 1 thread)
- `<< >>`, specify the threads blocks within the bracket
- Make sure to synchronize the threads
  - `__syncthreads()` synchronizes all the threads within a thread block
  - `CudaDeviceSynchronize()` synchronizes a kernel call in host
- Most of the CUDA APIs are synchronized calls by default (but sometimes it is good to call explicit synchronized calls to avoid errors in the computation)

## Example: Hello world

### C version

```
#include<studio.h>
void c_function()
{
    printf("Hello World!\n");
}

int main()
{
    c_function();
    return 0;
}
```

### CUDA version

```
#include<studio.h>
__global__ void cuda_function()
{
    printf("Hello World from GPU!\n");
    __syncthreads();
}

int main()
{
    cuda_function<<<1,1>>>();
    cudaDeviceSynchronize();
    return 0;
}
```

# Example: Vector addition

- Memory allocation on both CPU and GPU

```
// Initialize the memory on the host
float *a, *b, *out;

// Allocate host memory
a = (float*)malloc(sizeof(float) * N);
b = (float*)malloc(sizeof(float) * N);
out = (float*)malloc(sizeof(float) * N);

// Initialize the memory on the device
float *d_a, *d_b, *d_out;

// Allocate device memory
cudaMalloc((void**)&d_a, sizeof(float) * N);
cudaMalloc((void**)&d_b, sizeof(float) * N);
cudaMalloc((void**)&d_out, sizeof(float) * N);
```

A	3	6	2	0	-2	...
+						
B	2	3	1	1	2	...
=						
C	5	9	3	1	0	...

# Example: Vector addition

- Fill values for host vectors a and b

```
// Initialize host arrays
for(int i = 0; i < N; i++)
{
    a[i] = 1.0f;
    b[i] = 2.0f;
}
```

- Transfer initialized value from CPU to GPU

```
// Transfer data from host to device memory
cudaMemcpy(d_a, a, sizeof(float) * N, cudaMemcpyHostToDevice);
cudaMemcpy(d_b, b, sizeof(float) * N, cudaMemcpyHostToDevice);
```

- Creating a 2D thread block

```
// Thread organization
dim3 dimGrid(1, 1, 1);
dim3 dimBlock(32, 32, 1);
```

- Calling the kernel function

```
// execute the CUDA kernel function
vector_add<<<dimGrid, dimBlock>>>(d_a, d_b, d_out, N);
```

# Example: Vector addition

- Copy back computed value from GPU to CPU

```
// Transfer data back to host memory
cudaMemcpy(out, d_out, sizeof(float) * N, cudaMemcpyDeviceToHost);
```

- Vector addition function call

```
// GPU function that adds two vectors
__global__ void vector_add(float *a, float *b,
                           float *out, int n)
{
    int i = blockIdx.x * blockDim.x * blockDim.y +
            threadIdx.y * blockDim.x + threadIdx.x;
    // Allow the threads only within the size of N
    if(i < n)
    {
        out[i] = a[i] + b[i];
    }
    // Synchronise all the threads
    __syncthreads();
}
```

# Example: Vector addition

- Release the host and device memory

```
// Deallocate device memory
cudaFree(d_a);
cudaFree(d_b);
cudaFree(d_out);
```

```
// Deallocate host memory
free(a);
free(b);
free(out);
```

Source:[Vector-Addition.cu](#)

# Example: Matrix multiplication

## Matrix multiplication function in C/C++

```
float * matrix_mul(float *h_a, float *h_b,
                    float *h_c, int width)
{
    for(int row = 0; row < width ; ++row)
    {
        for(int col = 0; col < width ; ++col)
        {
            float single_entry = 0;
            for(int i = 0; i < width ; ++i)
            {
                single_entry += h_a[row*width+i]
                               * h_b[i*width+col];
            }
            h_c[row*width+col] = single_entry;
        }
    }
    return h_c;
}
```

Source:Matrix-Multiplication.cu

## Matrix multiplication function in CUDA

```
--global__ void matrix_mul(float* d_a, float* d_b,
                           float* d_c, int width)
{
    int row = blockIdx.x * blockDim.x + threadIdx.x;
    int col = blockIdx.y * blockDim.y + threadIdx.y;

    if ((row < width) && (col < width))
    {
        float single_entry = 0;
        // each thread computes one
        // element of the block sub-matrix
        for (int i = 0; i < width; ++i)
        {
            single_entry += d_a[row*width+i] *
                           d_b[i*width+col];
        }
        d_c[row*width+col] = single_entry;
    }
}
```

# Example: Matrix multiplication

- Allocating the CPU and GPU memory for A, B, and C matrix

```
// Initialize the memory on the host
float *a, *b, *c;

// Initialize the memory on the device
float *d_a, *d_b, *d_c;

// Allocate host memory
a = (float*)malloc(sizeof(float) * (N*N));
b = (float*)malloc(sizeof(float) * (N*N));
c = (float*)malloc(sizeof(float) * (N*N));

// Allocate device memory
cudaMalloc((void**)&d_a, sizeof(float) * (N*N));
cudaMalloc((void**)&d_b, sizeof(float) * (N*N));
cudaMalloc((void**)&d_c, sizeof(float) * (N*N));
```

- Transfer initialized A and B matrix from CPU to GPU


```
// Transfer data from a host to device memory
cudaMemcpy(d_a, a, sizeof(float) * (N*N), cudaMemcpyHostToDevice);
cudaMemcpy(d_b, b, sizeof(float) * (N*N), cudaMemcpyHostToDevice);
```

- Calling the kernel function

```
// Device function call
matrix_mul<<<dimGrid, dimBlock>>>(d_a, d_b, d_c, N);
```

- 2D thread block for indexing x and y


```
// Thread organization
int blockSize = 32;
dim3 dimBlock(blockSize,blockSize,1);
dim3 dimGrid(ceil(N/float(blockSize)),
ceil(N/float(blockSize)),1);
```



# Shared Memory

- Shared memory is declared as `__shared__`
- Keeping the data closer to the CUDA cores would make computation faster
- On the Nvidia GPUs, L1 cache and shared memory can be reconfigured by using the CUDA API `cudaFuncSetCacheConfig()`
- Advanced topic: `tuning for L2 cache`, quite useful, when multiple kernels are going to use the same data. In that case, we can keep the frequently used data block (by multiple kernels) in the L2 cache instead of accessing from global memory

# Shared Memory




# Shared Memory: Matrix Multiplication

- Matrix function call

```
// Device call (matrix multiplication)
__global__ void matrix_mul(const float *d_a,
const float *d_b, float *d_c, int width)
{// Shared memory allocation for the block matrix
__shared__ int a_block[BLOCK_SIZE][BLOCK_SIZE];
__shared__ int b_block[BLOCK_SIZE][BLOCK_SIZE];
// Indexing for the block matrix
int tx = threadIdx.x;
int ty = threadIdx.y;
// Indexing global matrix to block matrix
int row = threadIdx.x+blockDim.x*blockIdx.x;
int col = threadIdx.y+blockDim.y*blockIdx.y;
// Allow threads only for size of rows and columns (we ass
if ((row < width) && (col< width))
{// Save temporary value for the particular index
float temp = 0;
for(int i = 0; i < width / BLOCK_SIZE; ++i)
{
// Align the global matrix to block matrix
a_block[ty][tx] = d_a[row*width+(i*BLOCK_SIZE+tx)];
b_block[ty][tx] = d_b[(i*BLOCK_SIZE+ty)* width+col];
// Make sure all the threads are synchronized
__syncthreads();
// Multiply the block matrix
for(int j = 0; j < BLOCK_SIZE; ++j)
temp += a_block[ty][j] * b_block[j][tx];
__syncthreads();
}
// Save block matrix entry to global matrix
d_c[row*width+col] = temp;
}
```

- 2D thread block for indexing x and y

```
// Thread organization
dim3 dimBlock(BLOCK_SIZE, BLOCK_SIZE, 1);
dim3 dimGrid(ceil(N/BLOCK_SIZE),
ceil(N/BLOCK_SIZE), 1);
```



# Unified Memory


## Without unified memory

- Allocate the host memory
- Allocate the device memory
- Initialize the host value
- Transfer the host value to the device memory location
- Do the computation using the CUDA kernel
- Transfer the data from the device to host
- Free device memory
- Free host memory


## With unified memory

- Allocate the host memory
- Allocate the device memory
- Initialize the host value
- ~~Transfer the host value to device memory location~~
- Do the computation using the CUDA kernel
- ~~Transfer the data from the device to host~~
- Free device memory
- ~~Free host memory~~

Without unified memory concept



With unified memory concept



Source: [Vector-Addition-Unified.cu](#)

# Example : Unified Memory - Vector addition

Use `cudaMallocManaged()`

```
/*
// Initialize the memory on the host
float *a, *b, *out;
// Allocate host memory
a = (float*)malloc(sizeof(float) * N);
b = (float*)malloc(sizeof(float) * N);
out = (float*)malloc(sizeof(float) * N);
*/
// Initialize the memory on the device
float *d_a, *d_b, *d_out;

// Allocate device memory
cudaMallocManaged(&d_a, sizeof(float) * N);
cudaMallocManaged(&d_b, sizeof(float) * N);
cudaMallocManaged(&d_out, sizeof(float) * N);
```

Do not forget to call `cudaDeviceSynchronize()` after a kernel call

Source:[Vector-Addition-Unified.cu](#)

# Performance and Profiling

Using the CUDA API, we can measure the time taken to execute the CUDA kernel functions. The below example shows how to measure the time taken for a CUDA kernel.

```
cudaEvent_t start, stop;
cudaEventCreate(&start);
cudaEventCreate(&stop);
cudaEventRecord(start);

// Device function call
matrix_mul<<<Grid_dim, Block_dim>>>(d_a, d_b, d_c, N);

//use CUDA API to stop the measuring time
cudaEventRecord(stop);
cudaEventSynchronize(stop);
float time;
cudaEventElapsedTime(&time, start, stop);
cudaEventDestroy(start);
cudaEventDestroy(stop);

cout << " time taken for the GPU kernel" << time << endl;
```

# Performance and Profiling

Nvidia system-wide performance analysis will help to analyse the code where it is spent the time, for example, computation and communication.

Nvidia provides profiling tools, and it can measure the traces and events of the CUDA application.

Nvidia HPC SDK provides the following profiling tools for the CUDA application

- **Nsight Compute:** Profile the kernel calls; both **visual profile-GUI** and **Command Line Interface** can be used to check the profiling information of the kernel calls.
- **Nsight Graphics:** This is quite useful for analysing the profiling results through GUI.
- **Nsight Systems:** Provides systemwide profiling, for example, when the application is mixed programming of CPU and GPU (that is, MPI, OpenMP and CUDA).

# More and advanced topics

- ① CUDA streams



- ② OpenACC



- ③ OpenMP offloading

- ④ HIP for AMD GPUs

**OpenACC**  
Directives for Accelerators

**OpenMP**

**AMD**

# Further information and resources

New master programme (Luxembourg University) from 2023 -  
Master in HPC (focusing HPC/AI/HPDA) - within EUMaster4HPC

Next year GPU programming covering from basic to advanced -  
within the EUMater4HPC (2023 - Autumn)

MOOC online course (PRACE) - GPU Programming for Scientific Computing and Beyond: Covering CUDA and OpenACC (from basics to advanced)

CUDA books archive