Run | 57

Setup | I/O

DigitalJS Online

This is a demonstration app for the DigitalJS digital logic simulator and the yosys2digitaljs netlist format converter, by Marek Materzok, University of Wrocław. The source files are on Github. Contributions are welcome! This was made possible by the Yosys open-source hardware synthesis framework.

Create a new tab and enter your HDL code, or load an example by using the dropdown menu, and press the *Run* button at the top to start the simulation.

file name

.sv | Create file

Drop your files here or click for a file dialog

Load example code

Additional SystemVerilog files:

Choose Files | No file chosen

Circuit synthesis

- [ ] Optimize in Yosys
- [x] Simplify diagram

FSM transform (experimental)

