






]	/O Techniqu	ıes
	No Interrupts	Use of Interrupts
I/O-to-memory transfer through processor	Programmed I/O	Interrupt-driven I/O
Direct I/O-to-memory transfer		Direct memory access (DMA















15 16














19 20































Bit	Command	Status	Mode	Single Mask	All Mask	
D0	Memory-to- memory E/D	Channel 0 has reached TC	Channel select	Select channal	Clear/set channel 0 mask bit	Table 7.2
DI	Channel 0 address hold E/D	Channel 1 has reached TC	Charact Select	mask bit	Clear/set channel 1 mask bit	
D2	Controller E/D	Channel 2 has reached TC	Verify/write/ read transfer	Clear/set mask bit	Clear/set channel 2 mask bit	
D3	Normal/compre ssed timing	Channel 3 has reached TC			Clear/set channel 3 mask bit	
D4	Fixed/rotating priority	Channel 0 request	Auto- initialization E/D			
D5	Late/extended write selection	Channel 0 request	Address increment/ decrement select	Not used	Not used	
D6	DREQ sense active high/low	Channel 0 request				
D7	DACK sense active high/low	Channel 0 request	Demand/single/ block/cascade mode select			



























39 40









43 44

