

3. Coverent Misorors and Coverent Sources/Sinks

Current mirrors, current sources/sinks along with active and passive outsitors, capacitors, voltage and current oreferences one the basic building blocks of analog design.


An ideal current source is a 2 terminal element whose current is constant for any voltage across the source. The voltage across a current source depends upon the external circuitry.



Most current source applications orequire one of their terminals to be common with the most positive or the most negative d.c. voltages in the circuit. This leads in the 2 possible configurations shown below. Vp and Vn are the most +ve & most -ve d.c. voltages oresp.



A third category is the floating current source", where neither terminal is connected to Vp or Vn.



Applications: - Ewvent mirrors and current sources are widely we in analog ICs.

"I Coverent sources are used as Ciaring elements for amplifier stages. Because they are insensitive to power supply &

2. They are used as load devices of for amplifiers. Because By a corrent source has high incremental overistance, that oresults in high voltage gain at low power supply voltages.

3. Current sources are more economical than resistors in terms of the die area required to fabricate. So they act as large resistors to history consuming be excessive voltage headroom.


4. In some Digital - to - Analog (D/A) convertors employ an average of current sources to produce an analog output proportional to the digital input.

5. awount sources, in conjunction with "awount mivores", can can be used for analog signal processing.

Basic current mirrors;

Note: There is no clear cut difference Cetween current source and current mirror. A current mirror is also called as current controlled current source (CCCS).

As LOR know that an ideal abount source has come infinite O/P imbedance and capable of supplying a constant current independent of voltage across its terminals. But this ideal aurorent source is simple impossible to realize. But he know that a MOSFET in supple impossible to realize but he know that a MOSFET in Saturation acts as a simple current source as shown colow.



The MOSFET is Gased as shown above so as to operate as a stable current source. With mothe gresistive Ciasing as shown above and assuming

M1 is in saturation, we can write,

I out = 1/2 M Cox W (R2 NDD - VH) 2 - 1)


As revealed by the above egn, I out depends on supply voltage, process garameters and temperature. The overdrive voltage is a function of NoD and Not; the threshold voltage may vary by 100 mV from wafer to wafer Further more, both the and Vy exhibit temperature dependance. This I out is no more constant and is poorly defined. Even if the gate voltage is not a function of the supply voltage, perocess and temperature dependencies exist In other words, even if the gate-source voltage of a mosfet is precisely defined, its drain current is not. For this reason, we must seek other methods of Claring MOS circuits.

The design of current sources in analog exts. is based on "copying" currents from a reference, with the assumption that one precisely-defined awarent source is abready available as shown.

A relatively complex circuit - sometimes requiring external adjustments is used to generate a stable reference account, IREF, which is then copies to many current sources in the system. How to generate copies: Here Int should be equal to IREF. For a MOSFET, if $I_D = f(V_{GS})$, then $V_{GPS} = f(I_{REF})$ as shown Coly Concent in the fig@ Celow. Thus, if this voltage is affilial to the gate and source terminals of a second

Conceptual Means of copying.

MOSFET, the resulting current is, I out = f(f'(IREF) = IREF as shown in fig & Gelow.



From another point of view, 2 identical on mos devices that have equal gate-source voltages and operate in saturation carry equal currents (if A = 0).

The structure consisting of M1 and M2 in fig. (6) above is called a "current mirror". In the general case, the donices need not be identical. Neglecting channel-length modulation (i.e. $\lambda = 0$), we can write,

 $I_{REF} = \frac{1}{2} I_n^{\mu} C_{ox} \left(\frac{\omega}{L} \right), \left(V_{gs} - V_{th} \right)^2$ weely

 $I_{\text{out}} = \frac{1}{2} \prod_{n} Cox \left(\frac{W}{L}\right)_{2} \left(V_{gs} - V_{th}\right)^{2}$

or, $\frac{\text{Jout}}{\text{I}_{\text{REF}}} = \frac{(\omega/L)_2}{(\omega/L)_1}$

 \mathcal{A} , $I_{out} = \frac{(\omega/L)_2}{(\omega/L)_1} I_{REF}$

The key property of this topology is that it allows powerise copying of the convert with no dependences on process and temperature. The ratio of I out &

IREF is given by the ratio of device dimensions, a quantity that can be controlled with reasonable accuracy. Eg: - O Find the drain auvent of M4 in the fig. below, if all of the I_{REP} M_{2} I_{DD} I_{DD} I_{DD}

transistors are in saturation.

We Rave, ID2 = IREF (W/W)2.

Also, $|I_{D3}| = |I_{D2}|$ and $I_{D4} = I_{D3} = \frac{(\omega/L)_4}{(\omega/L)_3}$ Thus, $|I_{DM}| = \alpha \beta I_{REF}$ where $\alpha = \frac{(\omega/L)_2}{(\omega/L)_1}$ and $\beta = \frac{(\omega/L)_4}{(\omega/L)_3}$

Current mirrors usually employ the same length for all of the transition So as to minimize the evorous and due to the lateral diffusion of the source and drain areas (LD). This is because if, for example, Lowis doubted, then $L_{eff} = L - 2 \cdot LD$ is not. Furthermore, the thoushold voltage of shortchannel devices exchibits some dependence on the channel length. Thus, current realizing is achieved by only scaling the width of transistors. is, I out = W2 IREF .- 3

We have also mentioned that current mirrors can process signals as Well For example, if I_{REF} increases by ΔI , then I_{out} increases by $\Delta I \left(\frac{W_2}{W_1}\right)$. That is, the cht amplifies the small-signal current of $\frac{\omega_2}{\omega_1} > 1$ (but at the cost of proportional multiplication of the Gias current)

Example 2: - Calculate the Small signal voltage gain of the cht. Shown Gelow. The small-signal drawn current of m1 = 9m; Vin Since $I_{Da} = I_{D1}$ and $I_{D3} = I_{D2} \frac{(\omega/L)_3}{(\omega/L)_2}$ m3 JIpa Vont The small-signal drain current of M3, I = 9, Vin (W/L) 2 Vin o I III Vout = ID3 RL

: voltage gain, Vout = 9m, R. (W/D)3.

Cascode current mirrors:

So far Le have neglected channel length modulation. In practice
this effect presults in significant error in copying currents, especially
if minimum-length transistors are used so as to minimize the width 2
funce the Op capacitance of the current source. For the simple mirror
whown below, Loe can write,

VDD

IREF = 1/2 ln Cox (W), (Vgs V4)^2 (1+ NVdo)

I out = 1/2 ln Cox (W), (Vgs V4)^2 (1+ NVdo)

Hence,

I out = 1/2 ln Cox (W), (Vgs V4)^2 (1+ NVdo)


TREF = (W/L)2. (1+ NVds2)

TREF = (W/L)2. (1+ NVds2)

Jed by M2.

In order to suppress the effect of channel-length modulation, a cascade current source can be used.


As shown in Jig. (a) Coelow, if Vo is chosen such that Voy = Vx, then I out closely tracks I REF. This is because, as described in conjunction the cascode device "shields" the bottom transistor from variations in Vp.



Thus, we say that Vy remains close to Vx & hence I REF & I out with high accuracy. Such accuracy is obtained at the cost of the voltage heads soon consumed by M3.

How do he generate Ve in fig@? Since the objective is to ensure $V_y = V_x$, he must guarantee $V_6 - V_{ys3} = V_x$ or $V_6 = V_{gs3} + V_x$. This presult suggests that if a gate-source voltage is added to V_x , the prequired value of V_6 can be obtained. Deficited in fig. 6, the idea is to place another

Current Mirrors: - [cover this copie starting cascode current mirror]



Other topics to be covered in this chapter:

1. Brove that of swistance of simple carcade current mirror is Ro = 9104 (1+9m4 9102) + 9102.

2. Layout of the simple current mirror:

3. Matching in MOSFET mirrors

4. Other current sources & Sinks

a) @ Wilson current mirror & Regulated carcade eurorent mirror

Refer to Baker 2 Boyce page 445 to 455.

F. Boyce

7.

Example: Design a current sink wing $V_{DD} = -V_{SS} = 2.5 \text{V}$ to sink a current of 10 μ A. Estimate the minimum voltage across the current source and the of presistance.

Note: For digital design we used the minimum length, 2.0 µm for CN20 porocess, for our mosfet switches because we did not care about the op overistance of the mosfet in the saturation oregion.

For analog design, however, it is extremely important to keep the opporesistance as high as possible. It is also desirable to reduce the effects of channel length & mobility modulation. There effects are reduced by increasing to the channel length of the devices. A general design rule is to set the length of the Mosfe Ts wed in analog applications to two to fixe times of the minimum drawn gate length.

For CN20 porocess, $\lambda = 0.06/v$ (for $N \in P$ mosfets). Therefore, when designing with CN20 porocess, we assume that the length, L_0 , of the mosfets wed in analog applications is at least $5 \mu m$.

Solution: Consider the basic design for a current sink shown below, assuming $L = 5 \mu m$, $V_{69} = 1.2 v$, $V_{th} = 0.83 v$ and A = 0.06 / v. The value of R, assuming $I_{REF} = I_{out} = 1044$, 1 I Tout = 10 MA IREFT 3R Its determined by solving the equation (2) WI MZ S $I_{REF} = \frac{K}{2} \frac{\omega_i}{L_i} \left(V_{gs_i} - V_{tt_s} \right)^2 - 0$ IREF = VDD - Vgs - Ves K= MCox Equating (1) & D & Lotung Kn = 50 MA/V2 Kp = 17 MA/V2. By equating (1) 20 & solving for W,;

IREF = KW (Vg-V4)2; i.e, 10HA = 50HA/2 W (1.2-0.83)2.

 $\omega = \omega_1 = \omega_2 = 14.61 \,\mu m \simeq 15 \,\mu m$ The requirement for M2 to stay in the Saturation origion is, Vds2 > Vgs = V4 = AV = 1.2-0.83 = 0.37V = excess gate voltage." :. To keep the transistor M2 in saturation, the drain of M2 should be approximately $V_{pa} = -2.5 + 0.37 = -2.13 V$ The Small signal of presistance of the current source is then 90 = /I out = 0.06 × 10 MA = 1.67 AMSL Example: Design four current sinks with values 20, 30, 50 and 70 MA. minimum voltage across each sink? Again assume what is the $V_{DD} = -V_{SS} = 2.5 V.$ $V_{GS} = \Delta V + V_{th}$ DV = 0.37V (excess gate voltage) $V_0 = -2.5 + 0.37 = -2.13V$ Example: - Using the 10 HA NMOS reference current sink of the previous example, design there current sources (PMOS) with values of 10, 20 and 50 MA. To determine the width of M3, we R \ \ 380K Solve, 10HA = 17HA/V2 W3 (1.2-0.91)2 15/5 MI 10HA 15/5 ⇒ W3 = 70 µm. :. The lizer of M4, M5, M6 for supplying 10, 20, 50 HA are 70, 140, and 350 µm out.

connected derice, Mo, in series with MI, thereby generating a voltage $= V_{gso} + V_x$. Proper choice of the dimensions of Mo w.s.t. those of M3 yields $V_{gso} = V_{gs3}$. Connecting node N to the gate of M3 as shown in fig. ©, we have $V_{gso} + V_x = V_{gs3} + V_y$. Thus, if $(W_i)_3/(W_i)_0 = (W_i)_2/(W_i)_1$, then $V_{gs3} = V_{gso}$ and $V_x = V_y$. Note that this result holds even if Mo and M3 suffer from Gody effect.

If the mismatch effects are neglected, the current of the cascode current mirror is given by, $I_{out} = \frac{(W_i)_i}{(W_i)_i}$ I_{REF} .